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MODULATION OF POLYPHASE INVERTERS - Abstract
Modulated inverters are used to produce a variable AC 
output from a fixed DC power supply, for such purposes as 
the speed control of AC motors and emergency power.
Previous work on inverter modulation has concentrated on 
the development of techniques applicable to single and -
three phase inverters. The current research effort is 
directed at the conversion of existing analogue modulation 
techniques to a form suitable for digital technology.
This thesis seeks to extend the study of inverter modulation 
to the broader class of polyphase inverters, and to develop 
a digital modulation technique specifically designed for 
polyphase inverters. .
The basic principles of inverter modulation are discussed, 
from which it is concluded that for the output of an 
inverter to be of most use, it must have a variable 
fundamental amplitude and a low harmonic content. To 
understand the behaviour of harmonics in polyphase systems, 
a set of mathematical transformations is established which 
reduces the analysis of harmonics to that of a single phase 
system. Using these transformations, any polyphase inverter 
modulation scheme can be designed and analysed by 
considering only the conceptually simpler single phase case. 
An additional investigation is made into the effect of 
inverter configuration on the level of total harmonic 
distortion present in the inverter output, and a 
quantitative expression of the minimum total harmonic 
distortion achievable for any inverter configuration is 
given.
Two well known modulation schemes, namely the "Technique 
for Harmonic Elimination" and "Pulse Width Modulation", 
are studied and recommendations are made concerning their 
suitability for and method of application to polyphase 
inverters.
A new digital modulation scheme called "Pulse Addition
ii
Modulation” is postulated. This scheme can be designed and 
optimised for any polyphase inverter by using the techniques 
developed in this thesis. An example of the modulation is 
designed, implemented using a microprocessor modulation 
controller, and tested. Finally recommendations concerning 
the further work required to develop the scheme are given.
iii
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1.0 INTRODUCTION
It is possible to produce an AC output voltage of 
variable amplitude from an inverter by controlling one 
or both of the following parameters :
1. The magnitude of the unidirectional inverter supply 
voltage, and hence the magnitude of the output voltage 
swing,
2. The fundamental harmonic amplitude of the inverter 
output waveform by manipulation of the switching 
sequence. This method is termed "inverter modulation".
Control of the inverter output voltage by modulation is 
the subject of this discussion. The modulation technique 
employed is determined both by the requirement for 
variable inverter output amplitude, and the need for 
inverter system power losses to be minimised. Power losses 
occur in two ways :
1. Within the inverter due to the energy expended in 
switching current to the load. The magnitude of this 
loss is dependent on the energy lost per switching, and 
on the switching frequency. The former is determined
by the design and physical properties of the inverter 
circuitry, and will not be dealt with here, while the 
latter is determined by the modulation strategy employed 
in the inverter.
Switching power losses may be contained by seeking to 
minimise the number of switchings per unit time, or per 
cycle of the inverter output waveform.
2. In the inverter load due to harmonic frequencies in the 
inverter output. For example, if the load is a motor, 
most harmonics make no contribution to the useful output 
of the motor, but serve only to generate negative 
torques, heat up the motor windings, and to generate 
noise.
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Since the harmonics present in an inverter output 
waveform are determined by the controlling modulation, 
the bulk of this thesis is devoted to modulation strategies 
that produce low levels of harmonics. The most desirable 
harmonics to reduce or eliminate are those wi^h low order 
and prime harmonic numbers, since their reduction also 
greatly influences the level of the higher harmonics that 
are integer multiples of the prime harmonics. Furthermore, 
since most inverter loads are inductive, the higher order 
harmonic voltages are of diminishing importance due to the 
rising impedance of the load with frequency.
1•1 Analysis of Inverter Waveforms.
In order that inverter output waveforms may be analysed 
for harmonic content, it is convenient to descibe them 
mathematically by the trigonometric Fourier series :
OO 00
v (t ) = ¿A + l A icos(ia)t) + l EL sin (icot) ... 1.1)
° i=l i=l
where: i is a running integer representing
- - ~ - harmonic numbers---
a) is the angular velocity of the waveform.
A i & Bi are tJie quadrature amplitudes of the 
"iMth harmonic.
A^ is a constant representing the mean value 
of the waveform voltage.
The following properties of the inverter output waveform 
are assumed to simplify the mathematical formulation 
without loss of generality for this application :
1. As a function of time, or of angular displacement, the 
waveform is an odd function. The Fourier series therefore 
consists purely of sine terms.
2. The waveform possesses half wave symmetry and consequently
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contains only odd numbered harmonics.
3. The mean value of the waveform voltage is zero.
Equation 1.1 now simplifies to
v(t) = l B.sin(iu)t) 
i = l 1
•  •  • 1 .2 )
The value of any harmonic amplitude may be found by 
evaluating the following integral :
2 ■‘tf




The basic elements of an inverter system are :
!• The DC power source, assumed here to consist of batteries.
2. The inverter switching elements and controls.
3. The inverter load, which is assumed to consist of Q 
identical elements for a Q-phase load.
The heart of the inverter is an array of switching elements. 
The basic element or building block is the half-bridge 
inverter as shown in figure 2.1.
Load Point
Figure 2.1 Half-Bridge Inverter
SI and S2 are switches that connect the load supply point 
to either of the DC supply rails. Bypass diodes D1 and D2 
serve to conduct reverse power flow from the load, and to 
protect the switches from reverse emf spikes that are 
characteristic of inductive loads.
To illustrate the latter point, consider the circuit of 
figure 2.2a, where an inductive load L is connected to the 
inverter. When SI closes, current flows as indicated by the 
arrow. When SI opens, the magnetic energy stored in the 
inductor causes a reverse emf to be generated so that 
current flows via diode D2, as indicated by the arrow in 
figure 2.2b.
A voltage pulse of magnitude |V. + V.. , is generateddc diode 3
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as shown in figure 2.3. The duration of this reverse emf 
pulse is dependent on the impedance of the load and the 
inverter components that form the discharge circuit. The 
waveform thus produced at the load terminals is almost 
identical to that produced when switch S2 is momentarily 
closed when SI opens.
Figure 2.2 a„ Switch SI closed.




Figure 2.3 Voltage at Load Terminals.
For an inverter to produce an output voltage waveform 
that is unaffected by differing load impedances, it is 
thus necessary to operate switches SI and S2 in anti-phase. 
All modulation strategies studied here feature such switch 
operation for each half-bridge inverter associated with 
each inverter phase.
A Q-phase polyphase inverter is constructed of Q half­
bridge inverters, the output of each such inverter being 
one of the Q line voltage waveforms produced by the 
polyphase inverter.
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2.1 Configuration of Inverter Load»
As has been mentioned, a Q-phase inverter is constructed 
of Q switch pair elements as depicted in figure 2.1.
The inverter load consists of Q fvo-terminal elements 
connected in some configuration between the Q load supply 
points available on the inverter.
Connection of the load to the inverter may occur in 
star configuration, or in mesh configuration, as typified 
by the three phase examples in figure 2. A-.
Figure —2 ¿*4- Thr̂ e-e— Phas-e Star and Mesh Load Configurations
The mathematical relationships between harmonics 
appearing in the inverter line voltage waveforms, and 
those in the voltage waveforms impressed across individual 
load elements, will now be developed so that a common 
basis for the analysis of modulation strategies in poly­
phase inverters can be established.
2.2 Star Connected Polyphase Loads.
The voltage impressed across an individual load element ' 
in a star connected load, is the instantaneous algebraic 
difference between the voltage at the inverter line to 
which it is connected, and the neutral or star-point 
potential. All potentials are referred to the midpoint 
of the DC voltage supply.
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The neutral potential is a combined function of all 
the inverter line potentials. If the inverter load is 
balanced, the neutral potential is the instantaneous 
average of all the line potentials.
It is possible to analyse the voltage waveforms 
occuring in a polyphase star connected linear load by the 
consideration of each harmonic component individually.
For a Q-phase system, the line potential associated 
with the Mh Mth harmonic is described from equation 1.2 as
VhiCt) = Bh sin(hu)t + i2Trh/Q ) ... 2.1)
where : i is an integer representing phase number
such that  0 < i < Q - l .
h is an integer representing harmonic 
number.
Considering now the neutral as a current node, we know 
that the sum of all currents entering the node is zero.
Q-l • ----------------
l ivh .(t) - vh n (t)}/Zi = 0  ... 2.2)
i = 0
where : vh i (t) is the line potential associated with
harmonic number h.
v^ (t) is the neutral potential associated with 
harmonic number h.
is the impedance of the load element 
connected between phase i and neutral.
Expanding equation 2.2 results in :
Q-l




i  = 0 hi
(t)/Z.
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Now incorporating equation 2.1 and expanding :
Q-l Q-l
v, (t) l 1/Z = B sin ( hoot) T cos ( i2irh/Q )/Z .
nn i = 0 i n  i = 0 i
Q-l
+ B. cos(hiot) £ sin ( i2irh/Q )/Z .
i = 0 1
. . .  2 . 3 )
This is the general, if somewhat complex, formulation 
for the harmonic voltage potential present at the load 
neutral or star point.
Three particular special conditions will now be examined : 
Case 1, *v
If the ratio h/Q is an integer, that is for harmonics 
that are integer multiples of the number of phases, then:
cos(i2Trh/Q) = 1 and sin(i2Trh/Q) = 0
Therefore equation 2.3 reduces to
v^ (t) = B^ sin(hojt)
Similarly, the line potential becomes, from equation 2.1
vhi(t) = sin(ha)t) which equals (t).
Therefore, for harmonics whose numbers are integer 
multiples of the number of phases, the harmonic voltages 
impressed across any single load element are zero, 
regardless of whether the load is balanced or not.
This is of course the expected result, since for this 




If the load is balanced, that is all the load element
impedances are equal ( to Z say), then equation 2.3
reduces to :
Q-l
Q vhn(t) = Bh sir,(ha)t) l cos(i27rh/Q)
1 = 0
Q-l
+ B, cos ( hu)t ) l sin ( i27Th/Q )11 1 = 0
Q-l - Q-l
Now both I cos ( i27rh/Q ) and 7 sin(i27rh/Q) are sets of
i = 0 i = 0
balanced vectors and therefore equate to zero if h/Q is 
not an integer.
Therefore the neutral potential v. (t) = 0 if thehn
ratio h/Q is not an integer.
For balanced loads and for those harmonics that are 
not integer multiples of the number of phases, the 
neutral potential is fixed at a potential equal to the 
midpoint of the inverter DC supply voltage. It may 
therefore be concluded in this case that the amplitudes 
of the harmonic voltages impressed across individual load 
elements is equal to the harmonic voltage amplitudes 
present in the line potentials, except for those harmonics 
where the ratio h/Q is an integer. The latter harmonic 
voltage amplitudes impressed across individual load 
elements are identically zero.
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Case 3
If the load consists of elements that are capable of 
producing an emf, such as the back emf in a polyphase 
machine, then the voltage between line and neutral is :
v h i (t) * vh n (t) = Zi ii (t) + e h i (t)
where e ^ ( t )  is the harmonic emf generated in phase i 
of the inverter load.
If the emf's generated in the inverter load are balanced, 
then it is possible to modify equation 2,1 to form an 
augmented harmonic line voltage v ^ ( t )  where :
v ^ ( t )  = v ^ ( t )  " e ^ ( t )  = ^ s i n i h w t  + i27rh/Q)
The analysis then proceeds as before, with the exception 
that the amplitude is replaced by the augmented 
harmonic amplitude B^.
Thus it can be concluded that for an inverter load 
consisting of balanced impedances Z, and a set of balanced 
emf's, such as a rotating machine, the behaviour of 
harmonics is the same as for case 2. That is, the amplitudes 
of the harmonic voltages impressed across individual load 
elements is equal to the harmonic voltage amplitudes 
present in the line potentials, except for those harmonics 
where the ratio h/Q is an integer, and the harmonic 
voltage is zero.
2.3 Mesh Connected Polyphase Loads.
Recall that mesh connected loads have a configuration 
as typified by figure 2.4-, The voltage impressed across 
any single load element is the instantaneous algebraic
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difference between the potentials on the supply lines 
to which each end of the load element is connected.
Again from equation 1.2, the line potential associated 
with the "hMth harmonic is given by :
vh i ^ ^  = ^h sin (hu)t + i2uh/Q)
The voltage impressed across a single load element which 
is connected between phase numbers zero and i, is given 
by :
vhi(t) = B^ sin(hajt) - sin(hu)t + i2TTh/Q) 
This equation is of the form :
vhl (t) = X sin(hu)t) + Y cos(hu)t) ... 2.4)
where X = B^ {1 - cos (i 2Trh/Q ) } - --- ... 2.5)
and Y = -B, sin(i2TTh/Q) ... 2.6)
To find the magnitude of the harmonic voltage amplitude 
we evaluate ;__________  _
lvhi(t)| = ^ X 2 + V 2
= 2Bh sin(iTrh/Q) . . .  2 . 7 )
To find the phase displacement of the harmonic voltage 
with respect to phase number zero, we evaluate :
/vh i (t) arctan(X/Y)
. r cos ( i2Tfh /Q ) - 1 1 
= a rCtan{ sin (12Yh~/Q) ' . . . 2.8)
If h/Q is an integer, the amplitude of the corresponding 
harmonic component is zero as expected.
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2•4- Analysis of Polyphase Inverter Output.
The proofs given regarding the relationships between 
the harmonic voltages present in the output lines of an 
inverter, and those impressed across single elements of 
polyphase star and mesh connected inverter loads show that 
a common basis for the analysis of inverter modulation 
strategies exists.
The method of analysis is to treat a polyphase inverter 
as an array of half-bridge inverters, and to perform 
harmonic analyses only on the inverter line voltage 
waveforms. The results obtained are then transformed 
according to the topology of the inverter load, employing 
the relationships derived in sections 2.2 and 2.3. Thus 
it is possible to examine the harmonics produced by any 
modulation strategy for a wide range of different poly­
phase inverters without having to determine the actual 
waveforms existing at the inverter load terminals.
2-9
The effect of harmonics on an inverter load is very 
much dependent on the nature of that load. For an 
inductive load, the impedance of the load rises in 
proportion Co the harmonic number, and so the reduction 
of harmonic voltage amplitudes by appropriate modulation 
needs only to be confined to the low order harmonics.
A resistive load does not exhibit any filtering action, 
and so it may be desirable to reduce the overall level of 
harmonics generated by the inverter. It is therefore of 
interest to examine the effect of waveshape on the total 
harmonic distortion (THD) of the inverter output waveform.
Equation 1.2 described the inverter output waveform as 
a Fourier series :
3.0 MINIMISATION OF TOTAL HARMONIC DISTORTION
The total root mean square (rms) value of the wave 
is given by :
GO
v(t) = £ B. sin( iu)t )
i = l 1
where i is a running odd integer
is the amplitude of the Mi"th harmonic 
-u> is the angular— velocity of the fundamental
harmonic component.
Vrms
^  i  n  2 , JL p  22 D 1 + 2 t) 3 + IBs2 + etc
This may alternatively be expressed as :
/" oo
Vrms
where j is a running odd integer
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Squaring and normalising yields :
B!2 oo B.2
■y 2 = 2 - £ 2 . . . 3 . 1 )
rms j=3 rms
Thus by knowing the true rms value of the waveform, 
and of its fundamental component, the total rms value 
of the higher order harmonics may be calculated.
The definition of total harmonic distortion is 
total rms of harmonics /THD = rms of fundamental l B.2/ BJ = 3 J
1
Substitution from equation 3.1 yields
THD =
/
2 V 2 - Bi2rms_____ *■
Bi2 /
2 - b 1
bi 2
2
. . . 3.2)
g
where bi = _* the normalised fundamental amplitude.
Vrms ..
The absolute minimum of the total harmonic distortion 
for any given waveform occurs when the numerator of 
equation 3.2 is zero. That is, bi = /2 which corresponds 
to a sinusoidal waveshape.
For the general class of inverter output waveforms, 
the normalised value of the fundamental never exceeds /2. 
Therefore it will be sufficient to find the maximum 
value of bi to determine that the THD is at a minimum.
The THD occuring in two inverter configurations will 
be considered. The half-bridge inverter has been 
established as the basic building block of all polyphase 
inverters, and so will be considered first. The full- 
bridge inverter is the simplest example of a mesh 
connected inverter, and is indeed a special case since
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the phase relationship between the two inverter line 
voltages is variable, and so will yield generally 
applicable results regarding THD in mesh connected 
inverters.
3.1 Minimisation of THD in Half-Bridge Inverters.
The voltage waveform produced by a half-bridge
inverter consists of only two voltage levels, or states,
these being +iV . volts and -fV . volts.dc dc
Consider a waveform possessing half wave symmetry 
and consisting of one pulse or chop per half cycle.
The pulse begins at 0i radians and ends at 02 radians, 
and has width a radians. Figure 3.1 illustrates the 
waveform.
The true rms value of the waveform is constant for 
varying pulse width and is given by :
Vrms
r 7T
V 2 (u)t ) doot 3.3)
The value of the fundamental harmonic component of the 
waveform is given by : 2
V r f 01 f 02 •Bi = dc { - sin ( cot ) dcot + sin ( cot ) dcot -
TT 0J 0iJ 02
r*
sin ( ojt ) doit}
2 V
Bi = dc ( cos0i - c os0 2 - 1 ) ... 3.4)
7T
Referring this quantity to Vf m s , as in equation 3.2, 
yields the normalised fundamental amplitude :
b i B i
v~rms
cos 0 i C O S 0 2 - 1 )
3 -3
¿f
t>i = —  { c o s 0 ! ( 1 - cosa ) + sin 0 i sina - 1 } ... 3.5)
The locus maximum bi may be found by differentiating 
equation 3.5 with respect to 0! and equating to zero.
This yields : tan0! = sing
1 - cosa
This equation is satisfied by the relationship :
0 i = i ( tt - a ) . . . 3 . 6 )
Substituting 0 2 = 0i + a yields :
Substituting into equation 3.5 gives :
bi = |  { 2 sin(|) - 1 } ... 3.7)
The maximum of bi occurs when s i n ^ )  is a maximum, that 
is when a = tt radians or 180 degrees and bi = 1.273 which 
corresponds to a THD = 0.483 from equation 3.2.
To confirm that bi does not exceed /2 ( = 1.414 ), it is 
plain that as the pulse width a is varied from 0 to tt 
radians, bi varies from -1.273 to +1.273.
Thus to minimise the total harmonic distortion in the 
output of a half-bridge inverter it is necessary to 






2 ‘‘"0 i 2 it0 ^01-^2 TT
Figure 3.1 Single Pulse Half-Bridge Inverter Waveform.
+ iv dc
-iv dc a a
0 tt 2 TT
Figure 3.2 Optimum Half-Bridge Inverter Waveform.
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3.2 Minimisation of THD in Full-Bridge Inverters.
The waveform produced by a full-bridge inverter has three
possible states : -V, volts, 0 volts, and +V . volts.dc , 7 dc
Consider a waveform possessing half wave symmetry and 
consisting of one pulse per half cycle of width a radians, 






0 “H3 i -K3 2 ir 0 2 «-G l 2tt
Figure 3.3 Single Pulse Full-Bridge Inverter Waveform
The true rms value of the waveform is given by :
i r 02
V = Vj dcot =rms / de /




waveform is given by :
2 - - ~f-&2r
B l = 7T0
V , sin(wt) da)t dc
—  V , ( COS01 - c o s 02 )
tt dc
Referring this to V as in equation 3.2 yields : y rms  ̂ 3
b l  = V 1  = T tto'  ̂ C O S 0 1 " C O S 0 2  ) 
rms
Substituting 02 = 0i + a yields :
b 1 / Tra { cos0i ( 1 - cosa ) + sin0i sina } ... 3.9)
The locus of maximum b 2 is found as for the half-bridge 
inverter and is thus also described by the relationship:
. Q sin a tan 0 i = j— -




On substitution back into equation 3.9, it is clear that 
for the full-bridge inverter, unlike the half-bridge 
inverter, the true rms value of the waveform is a function 
of the pulse width oi*, and that there is an optimum pulse 
width less than 180 degrees for which the THD is minimised.
bl = 7Wo sin(f ) ••• 3-10)
The maximum of b x occurs when : a = tan(-^) ... 3.11)
Solving yields : a = 0.74-2tt radians or 133.56 degrees,
bi = 1.358 and the THD = 0.29 from 
equation 3.2.
Thus for the full-bridge inverter, minimisation of total 
harmonic distortion occurs when the waveform pulse is 
situated evenly about 90 degrees, which means that quarter 
wave symmetry minimises THD. Absolute minimum THD occurs 
when the pulse width is 133.56 degrees.
This type of waveform is known as a quasi-square waveform.
A full-bridge inverter consists of two half-bridge 
inverters with a single phase load connected between their 
outputs. The voltage waveform present at the load terminals 
is a quasi-square wave when the two half-bridge inverters 
are modulated so as to each produce a square wave. The 
two square waves so produced must be phase displaced from: 
each other, and the pulse width of the quasi-square wave 
that results is equal to this phase displacement. Figure 
3.4- illustrates this mechanism for a full-bridge inverter 







































3.4 Modulation of Half-Bridge 
to Produce a Quasi-Square
Inverters A and B 
Wave A-B.
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3.3 Minimisation of THD in Polyphase Inverters.
It was demonstrated in section 2 that all polyphase 
inverters can be constructed by combining a number of 
half-bridge inverters to produce the required line voltage 
waveforms. It was also shown that the harmonics present 
in any polyphase inverter load voltage waveform can be 
determined from a harmonic analysis of the modulation 
strategy applied to any of the constituent half-bridge 
inverters.
Section 3.1 demonstrated that the total harmonic 
distortion present in the output voltage waveform of a 
half-bridge inverter is minimised when the inverter is 
modulated so as to produce a square wave. Furthermore, 
section 3.2 showed that for a mesh connected load, such 
as is present in a full-bridge inverter, the total 
harmonic distortion present in the load voltage waveform 
is also dependent on the line to line voltage phase 
displacement.
Given that the total harmonic distortion is, by 
definition, the ratio of the total rms voltage of all 
harmonics~except the fundamental, to the rms voltlTge of ' 
the fundamental, it can be concluded that the elimination 
of any of the harmonics will reduce the total harmonic 
distortion, provided that all remaining harmonics retain 
their original amplitudes. Thus a balanced star connected 
polyphase inverter will exhibit less total harmonic 
distortion in its output than an equivalent single 
half-bridge inverter, since those harmonics whose harmonic 
numbers are integer multiples of the number of phases 
are not present. If the number of phases is low, then 
the phase number multiples are more closely spaced, and 
more low order harmonics are therefore absent.
It is possible to reduce the total harmonic distortion 
in the load voltage waveform of a polyphase mesh connected 
inverter still further, by connecting the load so that the
3-8
phase displacement between the line voltage waveforms 
applied to the load terminals, is as close as possible 
to the optimum value of 133.56 degrees, as determined in 
section 3.2.
For a mesh connected inverter it is possible to derive 
one equation for the minimum possible total harmonic 
distortion, by substituting equation 3.10 into equation 
3.2.
Minimum THD ______ TTO____________
/ 4- ( 1 - cosa )
1 .. 3.12)
where a 2ttì
Q • • • 3.13)
i is the interphase displacement ( number 
of phases ) between the load terminals, 
henceforth termed "phase span".
Q is the total number of phases.
Table 3.2 following tabulates the minimum possible 
total harmonic distortions for various polyphase star 
and mesh connected inverters.
The values tabulated for star connected inverters are 
approximate, and are derived by adjustment of the single 
phase minimum THD to account for the absence of specific 
low order harmonics, as determined by the number of phases. 
Only harmonics up to the twenty-first are considered, 
resulting in an approximation error for the THD of about 
1%.
As determined in section 3.1, the component half-bridge 
inverters are modulated so as to produce square waves.
The harmonic analysis of such a square wave is given for 
reference in table 3.1.
The values for the THD in mesh connected inverters
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given in table 3.2 are derived using equations 3.12 and 
3.13.
Table 3.1 - Harmonic A n a l y s i s •of Square Wave Produced
by a Half- Bridge Inverter.
Harmonic Number Harmonic Amplitude












Table 3.2 - Minimum THD values for Polyphase Inverters,
No. of Mesh Connected Star Connected
phases Phase Phase Minimum Minimum
span magnitude THD THD
1 N/A N/A N/A 0.4-83
3 1 2TT/3 120° 0.311 0.322
5 1 2TT/5 72° 0.65A 0.4-35
2 4^/ 5 144° 0.302
7 1 27T/7 51, A 0 0.934- 0.458
2 41T/7 102.9° 0.392
3 <511/7 154.3° 0.335
9 1 2ii/ 9
OO
1.159 0.470
2 4^/9 80° 0.572
3 6TT/9 120° 0.311
4 87T/9 160° 0.362
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4.0 TECHNIQUE FOR SPECIFIC HARMONIC ELIMINATION
A method has been developed by Patel and Hoft^^^ for 
devising inverter switching sequences that eliminate 
specific harmonics from inverter output waveforms. It 
was shown that for both half-bridge and full-bridge single 
phase inverters, it is possible to eliminate as many 
harmonics as there are chops or pulses per half cycle of 
the inverter output waveform.
To find the particular switching pattern that eliminates 
a particular set of harmonics, the following algorithm 
is executed.
Step 1. Nominate the harmonics whose elimination is 
desired.
Step 2. Nominate an initial guess at the switching angles. 
To eliminate M harmonics, it is necessary to 
nominate M angles. Let this set of angles be :
a = ( oti a 2 .... ^ an Mxl matrix
such that 0 < ai < a 2 < ... < < ~  radians
Note: This constraint implies quarter wave symmetry.
Step 3. Evaluate the harmonic functions
... , ot ) i = 1 > 2 , ... , M
to form the matrix
f = ( f i f 2 ••• ^ an Mxl matrix.
Note: It is desired that all f.. = 0, i=l,2, ... ,M
and therefore that matrix f = (0), the null matrix.
In practice this cannot be achieved, so the actual 
test is that all f^ c e some small chosen error 
v a l u e .
4-1
Step 4. Evaluate the derivative matrix of the function
f about the guess a.
' 3f i 3fi • « • • • Ìli
3 a i 3 a 2 . • 3ttM
id f i -
_3f 2 3f2 • • • • 3f 2







3fM • • • •— M
3 a 2 3aM -
Step 5. Linearise the equation f(a) = 0 about the guess 
at a, called ao*
f(a) = f ( a 0) + —  da = 0
da o
and solve for 
-1




Step 6. Improve the guess at a by solving 
ai = a 0 + da 
then go to Step 3.
This process is repeated until f(a^) is within the 
error tolerance of zero. When this condition is satisfied, 
the values of the angles a, are taken to be the switching 
p a t t e r n •
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For a half-bridge inverter, the harmonic function is 
given by :
M k '
f.(a) = 1 + 2 J (-1) cos(n.a,)
1 k=l 1 K
where : is the angle of the "k"th switching.
n^ is the number of the harmonic to be 
eliminated.
i is a running integer from 1 to M.
For a full-bridge inverter, the harmonic function is 
given by :
M . i
f.(a) = l (-1) + cos(n.a.)
k = l 1 K
In both the above cases, no valid solution can be 
obtained unless the angles are constrained such that
TF0 < ai < a 2 < • • - < < -̂  radians.
The above algorithm was implemented by this author 
as a computer program using the BASIC interpretative 
language. This language was chosen because the version 
of the interpreter used included matrix manipulation 
instruction statements which greatly simplified the 
programming task.
In order that the constraint on the allowable values 
of chopping angles was observed, an enhancement on the 
algorithm was included, which consisted of a modular 
arithmetic routine that keeps the angles in range, and 
a bubble-sort routine that keeps the angles in ascending 
order. Compared to the performance of the algorithm 
without enhancement, the frequency of achieving successful 
convergence to a solution was thus much improved.
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Some of the results of the computer algorithm are to 
be found on the following pages. The results given are 
for half-bridge inverters only, and are assembled in 
order of increasing fundamental harmonic component 
amplitude.
A listing of the computer program used is to be 
found in appendix A.
4.1 Application of Specific Harmonic Elimination to 
Polyphase Inverters._________
The study of the relationships between harmonics in 
the single phase case and the polyphase case undertaken 
in sections 2.2 and 2.3, demonstrates that the results 
achieved by the technique of specific harmonic elimination 
can be applied directly to polyphase inverters.
For inverter applications where variable inverter 
output voltage is required, it is necessary to assemble 
a selection of the switching sequences as computed by 
the technique presented here, sorted in order of their 
fundamental component amplitudes. The results overleaf 
are in fact presented in this manner. Inspection of the 
results however, reveals that the transition from one 
switching sequence to the next is not smooth, and quite 
large jumps in fundamental component amplitude often 
o c c u r .
For this reason, it is concluded that this technique 
is best suited to inverter applications where constant 
inverter output voltage is required, such as in 
uninterruptable power supplies.
Any switching sequence computed for the half-bridge __
inverter configuration is suitable for use in any 
polyphase inverter. The results computed for the 
full-bridge inverter are not suitable, since this 
configuration is seldom used with multi-phase loads.
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SELECTIVE ELIMINATION OF HARMONICS 
7 17
HALF BRIDGE INVERTER 
ANGLES ARE. , ,
36 72 DEGREES.




7 1.64792E-- 06 1 .35714
9 -1.34917E-06 ~1 .11111
11 1,75929E-06 1.44886
13 -1.86809E-0 6 -1.53846
15 .212207 174763
17 1.78567E— 06 1.47059
19 -6.98996E-07 -.575658
SELECTIVE ELIMINATION OF HARMONICS 
1 1 17




1 . 199007 1
3 - . 2 8 3 9 4 1 - 1 . 4 2 6 7 9
5 .353671 1 .77718
7 .420048 2 .1 1 0 7 2
9 2 . 5 1 3 0 1 E - 02 . 126277
11 - 4 , 1 3 9 5 1 E-08 - 2 .0  80 OBE- 07
13 4 . 9 7 44 6E -02 .249964
15 ~7.7 6 8 7 1 E - 02 - . 3 9 0 3 7 4
17 8 . 08016E -07 4 . 06024E- 06
19 .153101 .769325
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SELECTIVE ELIMINATION OF HARMONICS 
11 13
HALF BRIDGE INVERTER





5 8 .00159E-02 .253009
7 .416951 1 .31839
9 .258018 .815849
11 - I .1 0387E-07 -3.49042E -07
13 5 .1 9562E-07 1 ,64285E -06
15 .052344 .165511
17 -3.24349E-02 -.102559
19 - 6 . 74126E-02 -.213158
SELECTIVE ELIMINATION OF HARMONICS 
7 13












17 .132764 . 359569
19 .159762 .43269
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SELECTIVE ELIMINATION OF HARMONICS 
3 5 "
HALF BRIDGE INVERTER
ANGLES A R E ...
23.645 33.3277 DEGREES.
HARMONIC AN A L Y S I S ...
1 .534116








19 3 . 64Ü58E-02
1








6 . 8 1 608E-02
SELECTIVE ELIMINATION OF HARMONICS 
7 17
HALF BRIDGE INVERTER 
ANGLES A R E . ..
17.0193 27.043 DEGREES.
HARMONIC A N A L Y S I S . ..
1 .553171 1
3 1.0896IE-02 1 . 96976E-02
5 -7.51815E-02 -.13591






19 -. 0S0 405 -.145353
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SELECTIVE ELIMINATION OF HARMONICS
5 7
HALF BRIDGE INVERTER 
ANGLES ARE...
16.2472 
HARMONIC A N A L Y S I S .
DEGREES.
1 .594185 1








19 2.58205E-Ö2 4 , 3 4 5 5 3 0 0 2
SELECTIVE ELIMINATION OF HARMONICS 
7 17
HALF BRIDGE INVERTER 
ANGLES A R E ...
6.91582 11.5104 DEGREES.




7 1.160 Q5E — 06 1 .87021E-06
9 -.028403 -4.57909E-02
1 1 -3,90187E-02 -6.29053E-02
13 -.035697 ~ 5 .75501E-Q2
15 -2.15879E-G2 -3.48037E-02
17 1 . 17854E-Ö6 1 .900 03E-06
19 2.55228E-02 4.11475E-02
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SELECTIVE ELIMINATION OF HARMONICS
13 17 1?
HALF BRIDGE INVERTER
ANGLES ARE. . •




5 - .240298 -1.25241
7 7.73553E-0 2 .403169
? -.103903 -.541533
11 -.158942 -.828389
13 2.47522E-06 1 .290 06E-05
15 -. 151822 -.791282
17 2.21423E-Ö6 1.15404E-05
19 -1.00056E-06 -5.21484E-Ö6




5.41046 13 .4814 79.0094 DEGREES.
HARMONIC A N A L Y S I S ...
1 .364467 1




11 9.38289E-07 2.5744IE -06
13 -.140702 - . 386048
15 -2 ; 70159E-Ö2 -7.41243E -02
17 6.0 2664E-07 1.65355E -06
19 -3.39513E-07 -9.31532E'-07
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SELECTIVE ELIMINATION OF HARMONICS 
3 5 7 11
HALF BRIDGE INVERTER
ANGLES A R E . . •
12.5304 21 .0972 41.9972 46.0453 DEGREI




7 1.73465E— 07 3.34165E-07
9 -6.61063E-02 -.127348
11 2,20 774E-07 4.253E-07
13 .196229 .378016





ELIMINATION OF HARMONICS 
13
HALF BRIDGE INVERTER 
ANGLES A R E . ..
10.9232 18.8544 31.4645 





7 - 2 . 0599E— 07 -3.8061SE--Q7
9 2.80995E-02 5.1920BE-02
11 7.72709E— 07 1 .42777E-06




SELECTIVE ELIMINATION OF HARMONICS 
5 7 10 14
HALF BRIDGE INVERTER 
ANGLES A R E , ..
10.0461 15.6576 30.8504 32.9159 DEGREES.
HARMONIC A N A L Y S I S ...
1 .584651 1
3 .089108 . 152412
5 2.42851E-07 4,15378E-07
7 8 . 67326E— 08 1.4835E--07
9 5.65713E-03 9.6760B E-03
11 -8.9 060 BE•-03 -1.52332E-02
13 > -1.4 0962E-02 -2.41105E-02
15 2.76632E-02 4.73157E-02
17 .107975 . 184682
19 .1713 .292995
SELECTIVE ELIMINATION OF HARMONICS 
7 11 17 19
HALF BRIDGE INVERTER 
ANGLES A R E . ..
7.07273 10.9069 20.5598 21.9275 DEGREES
HARMONIC A N A L Y S I S . ..
1 ,612297 1
3 .146382 ,239071
5 . 038244 6,24599E-02
7 - 1 .73465E-07 -2.833 03E— 07
9 -6.2433E-03 -1.01965E-02
11 1 .10387E-07 1 .80283E-Q7
13 5.43473E-03 8.8759BE“ 03
15 4.50732E-G3 7.36133E-03
17 -7. 14269E— G8 - 1 .166S4E-07
19 ~ 3 .19541E - 08 -5.21873E~ 0 8
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SELECTIVE ELIMINATION OF HARMONICS * - ,
3 5 7 11 13
HALF BRIDGE INVERTER 
ANGLES A R E . ..
9.96877 83.0543 28.4687 46.3942 49.3324
HARMONIC A N A L Y S I S . ..
1 -.516711 1











5.0 PULSE WIDTH MODULATION
Pulse width modulation is a technique which has been 
widely used in the control of inverters, chiefly due to 
its simple philosophy of operation.
The operating philosophy generally used involves the 
comparison of some reference signal, such as a triangular 
or sinusoidal waveform, with a triangular carrier signal 
of higher frequency. The inverter output is switched to 
either of the DC supply rails according to the sign of 
the comparison result.
Given this general philosophy, it is clear that three 
variables can be cited as the determining factors in the 
performance of a pulse width modulation scheme. They are :
1. The reference signal waveshape., . _ _
2. The modulation frequency index M, defined as
jvj - Ca r r ier signal frequency
Reference signal frequency
To prevent the generation of subharmonic beat 
frequencies, it is preferable that the modulation 
frequency index is an integer. If this is the case, 
the modulation is said to be synchronous, if not, 
it is termed asynchronous.
3. The depth of modulation D, defined as
□ _ Amplitude of reference signal 
Amplitude of carrier signal
A paper by Bansal and R a o ^ )  evaluated several pulse 
width modulation schemes with varying reference waveshapes, 
modulation frequency indices, and modulation depths. The 
values of the modulation frequency indices were however 
only even integers, and the modulation depths were kept
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below a value of two.
From the evaluation it was concluded that :
A sinusoidal reference signal reduces low order 
'harmonics most favourably.
Reduction in low order harmonics is more apparent 
when the modulation frequency index is high.
It was shown in section 3.2 that waveforms exhibiting 
quarter wave symmetry as well as half wave symmetry, 
contain the lowest total harmonic distortion. By applying 
this fact to the technique of pulse width modulation, 
some conclusions may be reached as to the type of pulse 
width modulation that will yield the most desirable 
resu1 1s .
Using the constraint of maintaining quarter wave 
symmetry, it is concluded that :
1. The modulation frequency index must be an odd 
in t e g e r .
2. Phase angle zero on the reference waveform must 




Figure 3.1 Reference and Carrier Waveforms Conforming 
to the Constraint of Quarter Wave Symmetry
The simplest method to evaluate the performance of such 
a pulse width modulation strategy is to simulate the 
modulation process and perform harmonic analyses on a
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digital computer. The author has implemented a computer 
program written in the FORTRAN language to achieve such 
a simulation. The listing of the program is to be found 
in appendix A. .
The following pages contain a selection of the results 
gained by use of the simulation program. Each set of 
results consists of a tabulation of the harmonic analysis 
of the waveforms produced, an example sketch of the 
reference, carrier and modulator output waveforms, and 
a set of graphs depicting the amplitude of harmonics 
three to nineteen inclusive referred to the fundamental 
harmonic amplitude. The latter set of graphs is included 
for different modulation schemes where possible so that 
the performance of the schemes can be readily compared.
The results given are divided according to the modulation 
frequency index used. Each set of results shows the effect 
of varying the depth of modulation from zero to two in 
increments of 0.1. The initial slope of the triangular 
carrier waveform is negative in all cases, since this 
was found to give the most even variation of fundamental 
amplitude with increasing depth of modulation.
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PWM HARMONIC ANALYSIS...MODULATION INDEX = -5
DELTA 1 3 5 7 9 11 13 15 17 19
0.0 0.00 0,02 0,64 0.02 0.00 0.00 0.02 0,21 0.02 0.80
o.i 0.05 0,01 0.63 0,01 0.04 8.05 0.01 0.20 0,00 8,04
0.2 0.10 0,01 0.62 0,00 0.09 0.09 0,02 0.17 0,01 0,08
0.3 0.15 0.02 0,60 0.00 0.13 0,14 0.05 0,12 0,02 0,09
0.4 0.20 0.04 0,58 8.00 0.16 0.17 0,08 8.0a 0.03 0.07
0.5 0.25 0.05 0.54 0,01 0.17 0.20 0,10 0.00 0,04 0,03
0.6 0.30 0.07 0,50 0.02 0.18 0,21 0.13 1.06 0.04 0,03
0.? 0.35 0.09 0,46 0,03 0,17 0.22 8.14 0.10 0.84 0.09
0.8 0.40 0.11 0,40 0,03 0,14 0,22 0,14 0,12 0,05 0.14
0.9 0.45 0.13 0.35 0,04 0.11 0.20 8.13 0.12 0.05 0.16
1.1 0.51 0,16 0.28 0,05 0,06 0,17 0.11 1,09 0,06 0,14
1.1 8.56 0,18 0,22 0,07 0.00 0,13 0,08 0,04 0,06 0.10
1.2 0.62 0.21 0,15 0,08 0,05 0.07 0,06 0,02 0.04 0,85
1.3 0.64 0.21 0.13 0.09 0.07 0,06 8,05 0.04 8.04 0,03
1.4 0.64 0.21 0,13 0.09 0.07 0,86 0.05 8.04 0.04 8.03
1.5 0.64 0.21 0.13 0.09 0.07 0.06 0,05 0.04 0,04 0,03
1.6 0.64 0.21 0,13 *0,09 0,07 0.06 0,05 0,04 0.04 8,03
1.7 0,64 0,21 0.13 0.09 0.07 0,06 0.05 8.04 0.04 0,03
1.8 0,64 0,21 0,13 0,09 0.87 0.06 0,05 0.04 0.04 0,03
1.9 0,64 0.21 0,13 0,09 0.07 0.06 0.05 0,04 0.04 0.83
2.0 0,64 0.21 0.13 0.09 0.07 0,06 0.05 0,04 0,04 8.03
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PULSE WIDTH MODULATION. M=5
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PUH HARMONIC ANALYSIS,,.MODULATION INDEX = -11
DELTA 1 3 5 7 9 11 13 15 17 19
0.0 0.00 0 00 0 00 0,00 8.02 0.64 0.02 0.00 0.00 0.00
0.1 0.06 0 00 0 00 0.00 0.01 0.63 0.00 8.00 0,00 0.00
0.2 0.10 0 00 0 01 0,01 0,02 0.62 0.01 0,00 0,00 0.00
0.3 0.16 0 00 0 00 0.00 0.03 0,60 8.00 0,01 0.00 0.01
0.4 0,20 0 00 0 02 0.01 0.05 0,57 0.02 8.00 0.00 0.03
0.5 0.25 0 00 0 00 0.00 0.07 0.54 0.02 0.80 0,06 0,03
0.6 0.30 0 00 0 00 0.00 0.08 0.50 0.06 0.00 0.00 0,04
C.7 0.35 0 00 0 00 0.08 0.11 0.45 0.07 0.00 0.01 0.06
0.8 0,40 0 01 0 00 0.00 0.12 0.41 0.11 0.00 0.60 8,08
0.9 0,46 0 00 0 01 8.00 0.15 0.35 0,13 0.01 0.00 8.10
1.0 0,51 0 00 0 00 0.02 0.17 0.29 0.15 6.00 0.03 0.11
1.1 0.53 0 01 0 02 0.03 0.17 0.27 8,16 0.02 0.05 0.10
1.2 0.56 0 03 8 83 0.05 0.18 0,23 0.17 0.04 0.07 0,10
1.3 0.57 0 05 0 02 8.06 0.17 8.21 0.16 0.04 0.07 8.09
1.4 0.58 0 07 0 00 0.06 0.16 0.20 0.15 0.04 0.06 0,89
1.5 C.5B G 08 0 90 0.07 0.15 8.19 0,14 0.03 0.06 8.0B
1.6 0.58 0 09 nV 02 8.07 0,15 0,18 0.14 0.04 0.05 0,08
1.7 0.59 0 11 0 03 0.0? 8.13 0.16 0,13 8.84 0.04 0.06
1.8 0.60 0 12 0 04 8.07 0.13 8.15 0.12 8,04 0.84 8.06
1.9 0.60 8 14 0 06 0.08 8.12 0.14 C.IO 6.04 0.02 0.04




PULSE WIDTH MODULATION, M=//
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FWH HARMONIC ANALYSIS,..MODULATION INDEX = -15
DELTA 1 3 5 7 9 11 13 15 17 1?
0.0 0.00 0.01 0.00 0.00 0.01 0 00 0.03 6.63 8,03 0.00
0.1 0.05 0.00 0.60 0,00 0.00 0 00 0.01 0.63 0.01 0.08
0.2 0.10 0.00 0.00 0.00 0.02 0 00 0.03 0.62 0.01 o.oe
0.3 0.15 0.01 0.00 0.00 0.01 0 00 6.03 0.60 0.00 6.00
0.4 0.21 0.00 0.01 0.00 0.08 0 00 0.85 0.57 0.01 0.G6
0.5 0.27 0.00 0.00 0.00 0.01 0 00 0.07 6.53 0.03 0.01
0.6 0.30 0.01 0.00 0.00 0.01 8 00 0.08 8.50 0.06 0.01
0.7 0.34 8.00 0.00 0.00 0.00 0 00 0.10 0.47 0.07 0,06
0.8 8.39 0.00 0.02 0.00 0.02 0 00 0.13 0.41 0.0? 0.02
0.7 0.46 0.00 0.00 0.01 0.00 0 00 0.15 8.35 0.13 0,00
1.0 0.50 0.01 0.80 0.00 0.06 0 01 0,17 0.30 0.15 0.00
1.1 .0.54 0.02 0.80 0.02 0.01 0 83 0.17 0,25 0.16 6.02
1.2 0.55 0.04 0.01 0.00 8.00 ■fl05 0.17 0.23 0.16 0.03
1.3 0.56 0.05 0.02 0.02 0.00 0 07 0,17 0.22 0.15 8.05
1.4 0.58 0.08 0.01 0.61 0.01 0 08 0.16 0.1? 0.14 6.06
1.5 0.59 0.09 0,02 0.03 0.02 0 10 0.15 0.17 0.14 0.08
1.6 0.59 6.10 0.01 0.02 0.02 0 09 0.14 1.17 0.14 0.0?
1.7 0.Ò0 0.11 0.00 0.01 0,03 0 09 0.14 0.16 6.13 0.08
1.8 0.60 0.11 0.00 0.81 0.03 0 0? 0.14 1.16 0.13 0.08
1.9 6.60 0.12 0.02 0.00 0.03 0 09 0.13 0.14 0.12 0.07
2.1 6.60 0,12 0.02 8,00 0.03 6 09 0.13 8.14 0.12 0.07
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PULSE WIDTH MODULATION. M= 15
PUH HARHQN1C ANALYSIS,. HODULATIQN INDEX = -19
DELTA 1 3 5 7 9 11 13 15 17 19
0.0 0.00 0 00 0 00 0 00 0 00 0 00 0.01 0,00 0.04 0.63
0.1 0.06 0 00 0 00 0 00 0 01 0 00 0,00 0.01 0,04 0,63
0.2 0.11 0 00 0 01 0 00 0 00 0 00 0.02 0.00 0.03 0,62
0.3 0.15 0 01 0 00 0 00 0 01 0 00 0.01 0.00 0,05 0,60
0.4 0.21 0 01 0 00 0 00 0 00 0 00 0.00 O.Ci! 0,06 0,57
0.5 0.25 0 01 0 00 0 00 0 00 0 00 0,00 0.00 0,08 0,54
0.6 0.30 0 00 0 00 0 00 0 01 0 00 0.01 0.00 0,10 0,50
0.7 0.35 0 00 0 00 0 00 0 00 0 00 0.01 0,00 0,10 0.46
0.8 0,40 0 00 0 00 0 00 0 00 0 00 0.00 0,00 0.13 0.41
0.9 0.45 0 00 0 00 0 00 0 00 0 00 0.00 0,01 0,15 0.36
1.0 0,50 0 00 0 00 0 01 0 00 0 01 0.00 0,01 0,17 0,30
1.1 0.53 0 02 0 00 0 00 0 00 0 01 0.00 0,04 0,18 0.26
1.2 0,55 0 03 0 02 0 00 0 02 0 00 0.00 0.05 0.18 0.24
1.3 0.57 0 05 0 03 0 01 0 00 0 01 0,00 0.08 0.17 0,21
1.4 0.58 0 07 0 01 0 01 0 01 0 00 0.01 0.07 0.16 0,20
1.5 0.58 0 09 0 00 0 00 0 01 0 CO 0.02 M B 0,15 0.18
1.6 0.59 0 10 0 00 0 02 0 01 0 01 0.04 0,09 0.15 0.16
1.7 0.60 0 11 0 01 0 01 0 00 0 00 0.03 0.08 0.14 0.16
l.B 0,61 0 13 0 02 0 03 0 02 0 00 0.05 0.10 0.13 0,14
1.9 0.61 0 13 0 02 c 03 0 02 I 00 0.05 0,10 0.13 0.14




PULSE WIDTH MODULATION. M= l9
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PWH HARMONIC ANALYSIS,. MODULATION INDEX = -27
DELTA 1 3 5 V/ 9 11 13 15 17 19
0.0 0.00 0,00 0.00 0 01 0 61 0 00 0,01 0,00 0.01 0 00
Ö .1 0.05 0.00 0.00 0 01 0 08 0 01 0.00 0 06 0,02 0 02
0.2 0.10 0.02 0.00 0 01 0 00 0 00 0,01 0 02 0,01 0 00
0.3 0.16 0.00 0.00 0 00 0 81 0 00 0.00 0 01 8,01 0 00
0.4 0.19 0.00 0.03 0 00 0 00 0 00 0.01 8 80 0,01 0 06
0.5 0.26 0.00 0,01 0 00 0 00 0 00 0.02 0 00 0.02 0 01
0.6 0.31 0.00 0.02 0 00 6 02 0 00 6,00 0 00 0.02 8 00
0.7 0.35 0.00 6.00 0 01 0 01 6 00 0.01 0 00 0,00 0 01
0.9 0.41 0,01 0.00 0 00 8 00 6 00 0.00 0 01 0.02 8 00
0.? 0.45 0.02 0,00 0 01 0 01 0 01 0,01 0 00 0,01 6 00
1.0 0.50 6.01 0.00 6 00 0 00 0 00 0.01 t 00 0,00 0 00
1.1 0.53 6.02 Ö.ÖÜ 0 01 0 01 0 00 0,00 0 01 0,00 0 02
1.2 0.55 0.04 0,02 6 GO 0 00 0 00 8.80 0 00 0.00 8 01
1.3 0.56 0.04 0.02 0 01 0 02 0 00 0,00 8 02 0.02 0 00
1.4 0.5E 0,08 0,06 0 00 6 08 0 60 0,00 0 00 0,00 6 00
1.5 0.5B 0.08 0,00 0 00 0 00 0 00 0,00 0 00 0,00 0 00
1.6 0.59 0.10 0.01 0 83 8 01 0 02 0,02 0 80 0.01 8 00
1.7 0.60 0,12 0.00 0 01 0 00 c 02 0.81 000 0,01 0 00
1.8 0.60 0,13 0,02 0 01 0 00 0 01 0.00 0 DO 0,01 8 00
1.9 0.60 0,13 6,02 6 01 0 08 8 01 0.0Í 0 80 8.01 0 06
2.0 0.65 0,13 0,03 0 80 0 01 0 00 1.00 8 00 6.60 0 02
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PULSE WIDTH MODULATION. h=2 7
5-13
5.1 Summary of PWM Analysis,
It is clear from the results presented that the 
technique of pulse width modulation is very effective 
in reducing low order harmonics in the modulator output. 
This effect is especially pronounced when the modulation 
frequency index is high.
The results confirm the theoretical findings as to the 
frequency spectrum of PWM signals by workers in the 
field, such as Balestrino, De Maria and Sciavicco^3  ̂, 
and by communications t e x t s ^ ^  .
Theory predicts that for a reference sinusoid of
frequency f^, and a carrier waveform of frequency f , an
FM type frequency spectrum is produced as depicted in
figure 5.2a below. Spectral components appear at DC, f ,
and about f 2f , 3f e 'tc> at spacings of multiples
of f . r
The spectrum actually produced is modified by the 
constraint imposed in this work of half wave odd symmetry. 
This means that all even harmonics of f do not appear, 
and the spectral component at DC is also absent. Thus 

















fr . f .7 C t
-2f +2fr r -f r
+2f c f 
+ f
Figure 5.2 Pulse Width Modulated Inverter Output Spectra
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5.2 Application of PWM to Polyphase Inverters.
Pulse width modulation as discussed so far has involved 
only a single modulator and half-bridge inverter. It 
has been learned in previous sections that polyphase 
inverters are constructed using an orderly arrangement 
of half-bridge inverters, and that the harmonic spectrum 
of the output of such inverters can be directly computed 
from the output spectrum of any single component half­
bridge inverter.
With these facts in mind, it is apparent that the 
technique of pulse width modulation can be applied to 
both star and mesh connected polyphase inverters.
There is some scope for improving the inverter output 
spectrum by taking advantage of the spectral properties 
which accompany the polyphase inverter configurations.
To assist in this respect, the following guidelines are 
given for the implementation of pulse width modulation 
in polyphase inverters.
1. The modulation frequency_index should be an odd
integer so that the waveform symmetry requirements 
mentioned earlier are achieved.
2. The modulation frequency index should be an 
integer multiple of the number of inverter phases 
so that the spectral components corresponding
to the carrier signal frequency are eliminated. 3*5
3. The modulation frequency index should be as high 
as practicable to take advantage of the low-pass 
filtering action that most inverter loads exhibit.
A. The reference waveform should be sinusoidal.
5. The carrier waveform should be triangular with
negative slope at zero phase angle on the reference
3-15
w a v e f o r m .
It is only necessary to vary the depth of modulation 
between the values of zero and two, since this 
gives the full range of inverter output in most
cases.
6.0 PULSE ADDITION MODULATION
Pulse width modulation, described in the previous 
section, is in principle eminently suited to implementation 
using analogue techniques. Practical difficulties arise 
however in the areas of setting a minimum limit to the 
switching intervals, and in providing phase-synchronised 
polyphase reference and carrier waveforms.
To overcome the difficulty of synchronisation, recent 
work has concentrated on implementing PIVM using digital 
techniques which involve the ubiquitous microprocessor 
as the computational element. Straight out real-time 
computation of PWM requires an extraordinary computational 
effort, and so must involve complex digital architecture 
and fast and expensive components. Other w o r k /c has
V f  6  /
taken a more realistic approach to implementing PWM 
digitally, and has opted for the microprocessor look-up 
table approach to determine the inverter switching angles, 
whilst leaving the complex computational task of modulation 
design to larger machines more suited to the task.
The main problem in digital PWM is that a large number 
of bits per waveform are required so that the switching 
angles are accurately placed. The practical consideration 
of preventing rapid switching cycles compromises the 
performance of PWM, and so its full potential is seldom 
r e a l i s e d .
A modulation technique is described in this section 
which is designed specifically for implementation by 
digital technology, requires only modest waveform angular 
resolution, can be adapted to suit special conditions, 
and uses the look-up table approach..
The technique is based upon the representation of the 
inverter line voltage waveform as a sequence or pattern 
of binary pulses or bits. Each pulse interval is a fixed 
proportion of the waveform period.
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When a bit in the pattern is zero, the inverter output 
line is connected to the negative DC supply rail, and 
conversely, if the bit is one, the inverter output line 
is connected to the positive supply rail.
The shape, and hence the spectrum, of the inverter 
line voltage waveform is varied by changing the pattern 
of bits in a predetermined manner.
Using a suitable selection algorithm, appropriate 
waveform bit or pulse patterns may be selected that 
each possess different numbers or distributions of 
pulses ( i.e. bits set to a one state ), and that best 
satisfy the selection criterion used. '
An assemblage of such waveform pulse patterns shall 
be termed a "waveform menu".
As with any selection algorithm, it is necessary to 
define a selection criterion and to identify the 
constraints, so that an optimum result may be achieved.
6.1 Selection Criteria for Pulse Addition Modulated 
W a v e f o r m s .
1. It is desired that the low order harmonic spectral 
components in the inverter output waveform be minimised, 
whilst at the same time, the useful output of the 
inverter is maximised.
Assuming that the useful output consists solely 
of the fundamental spectral component, a suitable 
selection criterion is the "Partial Harmonic Distortion", 
(PHD) defined as :
PHD - Combined rms value of selected harmonics
rms value of fundamental
The value of the fundamental spectral component of 
the waveform is dependent on both the number and
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The method of voltage variation in this modulation 
technique is to add or remove pulses. The selection 
criterion and algorithm are used to select the best pulse 
to remove or add to progress from one pulse pattern in the 
waveform menu to the next.
Of the pulse patterns available at each stage of selection, 
the one that yields the minimum PHD is the pattern that 
will be included in the menu.
2. The use of PHD as a selection criterion optimises the
inverter output harmonic spectrum for any load configuration, 
but does not consider the operating limits of the inverter 
elements, such as the maximum switching frequency.
One way to deal with such limits is to treat them as 
constraints on selection, but a more satisfactory approach 
is to include them in the selection criterion. This is 
especially true for the switching frequency limitation.
The aim of reducing the harmonic spectral components in the 
inverter output is to minimise power losses in the load. 
However, every time the inverter switches, a p o w e r T o s s  
occurs. By assigning this power loss a value in relation 
to the harmonic losses, it is possible to arrive at a 
selection criterion which will yield the optimum 
combination of inverter switching frequency and inverter 
output harmonic spectrum.
It is not proposed to develop such a combinational 
criterion here, because each particular inverter and load 
would yield an almost unique solution. The possibility 
however remains, and the use of such a modified criterion 
would be more appropriate for specific inverter applications.
Therefore to maintain generality, the PHD will be used 
as the selection criterion.
positions of pulses present in a waveform period.
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6.2 Pulse Addition Modulation Constraints.
1. The first waveform pulse pattern of any waveform 
menu is to yield zero inverter output voltage.
For polyphase inverters, this constraint is 
satisfied by a waveform that is a square wave with 
period equal to a "kQ"th sub-multiple of the line 
voltage waveform period, where Q is the number of 
inverter phases, and k is an integer. Put perhaps more 
simply, the waveform consists of a square wave whose 
frequency corresponds to the "kQ"th spectral harmonic 
component of the inverter output waveform.
2. All waveforms are to exhibit half wave symmetry so 
that no even harmonic or DC spectral components are 
generated.
3. All waveforms are to exhibit quarter wave symmetry 
so that the total harmonic distortion is minimised.
( See section 3.2 )
This means that the integer k in constraint 1 
above must be an odd integer.
4. The progression between waveforms in a menu is to 
consist solely of the addition (or removal) of pulses. 
Pulses are not to be simultaneously removed and added.
6.3 Nine Phase Pulse Addition Modulation.
A case study of the application of pulse addition 
modulation is presented here, where different waveform 
menus are selected for each of the various load topologies 
possible for a nine phase inverter.
The line voltage waveform period is divided, in this 
case, into 288 pulse intervals. The constraint of quarter 
wave symmetry means that only 72 pulse intervals may be 
independently manipulated to constuct a waveform menu.
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Furthermore, the requirement that the first waveform 
in the menu be a square wave, corresponding in this case 
to the ninth harmonic, further reduces the number of pulse 
positions able to be manipulated to 40 or 32, depending 
on the relative phase relationship between the square 
wave and the line voltage fundamental.
In general, for the "kQ"th harmonic square wave, the 
number of pulse positions P available for manipulation is:
P = n (kQ + 1) when the square wave is in anti-
2kQ phase with the line voltage
fundamental.
P - n (kQ - 1) when the square wave is in-phase
2kQ with the line voltage fundamental
where : n is the number of pulse intervals per
.. ■ quarter per i o d .
k is an odd integer.
Q is the number of phases.
For the nine phase inverter, the selection criterion 
for the derivation of the various waveform menus was chosen 
to be the partial harmonic distortion (PHD), where the 
harmonics to be minimised were the odd harmonics 3 to 19 
i n c l u s i v e .
This choice does not preclude other harmonics from the 
selection criterion, but rather serves to illustrate the 
degree of harmonic reduction that can be achieved by 
appropriate selection of pulse addition modulated waveforms
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6 • 4- Waveform Selection Algorithm,
A computer program, the listing of which is to be found 
in appendix A, has been implemented to compute suitable 
waveform menus for the nine phase inverter. With little 
modification, this program can be utilised for other 
polyphase inverters. The program requires no modification 
for three phase inverters, since three phase outputs are 
available from the nine phase inverter, and are specifically 
catered for within the program.
The following is a brief description of the program.
Step 1. The user enters the load configuration of the 
inverter, from which a harmonic weighting array is 
computed using the equations derived in sections 2.2 
and 2.3 of this work. The configuration options 
available a r e :
a. Star connected three phase or nine phase load.
b. Mesh connected load with phase span of 1,2,3, or 
4- phases.
Step 2. The user selects which of the two possible ninth 
harmonic square waves (i.e. in-phase or anti-phase) 
is to be used as the first waveform in the menu.
Step 3. The waveform pulse pattern is modified by the 
trial addition of a pulse in every available pulse 
position, and the selection criterion is evaluated for 
each trial. The pattern which best satisfies the 
selection criterion is chosen for inclusion in the
waveform menu, and the waveform pulse pattern is __
modified accordingly in readiness for the next round 
of trials.
This step is repeated until all pulse positions 
have been filled. Each time this step is concluded,
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another pulse pattern is added to the waveform menu 
that includes an additional pulse to those included 
in the pattern preceding.
Step 4-, The relative harmonic analysis is plotted.
( See also section 5 for PWM analysis plots.)
6•5 Nine Phase Inverter Waveform Menus.
At the end of this section are to be found the various 
waveform menus as computed by the waveform selection 
algorithm just described.
There are two menus for each inverter load topology, 
one for each type of initial waveform. The menu categories 
follow :
Menu 1. Star connected three phase load and anti-phase 
initial square wave.
Menu 2. Star connected three phase load and in-phase 
initial square wave.
Menu 3. Star connected nine phase load and anti-phase 
initial square wave.
Menu 4-. Star connected nine phase load and in-phase 
initial square wave.
Menu 5. Mesh connected load with phase span of three
and anti-phase initial square wave. ( Equivalent 
to a three phase delta connected load.)
Menu 6. Mesh connected load with phase span of three
and in-phase initial square wave. ( Equivalent 
to a three phase delta connected load.)
Menu 7. Mesh connected load with phase span of four
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Menu 8. Mesh connected load with phase span of four 
and in-phase initial square wave.
For each of the above menus, the following information
is presented :
1. Table of menu harmonic analyses, indexed by the pulse
number added to produce the waveform. Pulses are numbered 
commencing with 1 at position zero degrees, and 
proceeding to 72 at position ninety degrees. The 
harmonic amplitudes are scaled in per unit of the 
inverter DC supply voltage. >
2. A graphical representation of the menu harmonic 
analyses, scaled relative to the fundamental spectral 
component amplitude. The harmonic number represented 
on each graph is to be found on the top right hand 
corner. The spread of data points is represented by a 
line of markers corresponding to the unity relative 
harmonic analysis point.
As mentioned ear l i e r ,“ 'these" graphs are useful as a 
common basis of comparison as to the harmonic spectral 
performance of various modulation strategies.
3. A time or phase domain plot of one period of the 
inverter line voltages contained in the menu, proceeding 
in order from the top to the bottom of the page.
A time or phase domain plot of one period of the 
inverter output voltage as impressed across a single 
load element.
Note. For those interested, a listing of the program used 
to create the waveform plots is contained in ; 
appendix A.
and anti-phase initial square wave.
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Eight pulse addition modulation waveform menus are 
presented, two menus for each configuration of three and 
nine phase inverters. Inspection of these menus reveals 
that the waveform selection algorithm using the partial 
harmonic distortion (PHD) as the selection criterion, has 
successfully selected waveforms with well controlled 
harmonic amplitudes.
It is possible to select the better of the two waveform 
menus for each inverter configuration, by computing the 
average normalised harmonic amplitudes, and from them a 
mean PHD figure for each menu to use as a basis for 
comparison.
Table 6.1 Average Normalised Harmonic Amplitudes
Pulse addition modulation - 288 bits/cycle. 
All values expressed as % of fundamental.





Three phase star connected inverter
Menu No 1 0 8 4 0 - 8 4 0 5 4 14.2
Menu No 2 0 16 14 0 16 13 0 5 6 30.6
Nine phase star connected inverter
Menu No 3 16 8 10 0 7 5 ~ 4~ ~~ 4 2 3.3
Menu No 4 18 10 20 0 21 12 10 4 7 39.7
Three phase delta connected inverter
Menu No 5 0 8 4 0 8 4 0 5 4 14.2
Menu No 6 0 16 14 0 16 13 0 5 6 30.6
Nine phase mesh connected inverter
Menu No 7 12 5 5 0 4 4 5 5 5 17.3
Menu No 8 11 4 8 0 11 7 7 4 5 21.5
The above table clearly indicates which menus are the 
best in terms of low harmonic content. Note also that 
the waveform menus for the star and delta connected three 
phase inverter are identical. That is, menu 1 is identical 
to menu 5, and menu 2 is identical to menu 6.
Therefore the waveform menus selected as the most
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suitable are :
Three phase inverter (star and delta) - waveform menu 1(5) 
Star connected nine phase inverter - waveform menu 3
Mesh connected nine phase inverter - waveform menu 7
It must be stressed here that the waveform menus 
presented represent only a particular case of pulse addition 
modulation that uses 288 bits/cycle. The number of bits/ 
cycle can be increased, and it is expected that waveform 
menus with correspondingly lower harmonic content can be 
computed. The fundamental amplitude increment between 
successive waveforms in a menu will also be lower, thus 
giving rise to smoother inverter output voltage control.
The price to be paid for these benefits is that the 
modulation controller bit bandwidth would need to be 
increased, and the demand on inverter switches to produce 
narrower pulses would be greater. It is quite possible 
that the additional commutation power loss in the inverter 
would offset any gain made in terms of harmonics.
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STAR CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
NUMEER OF PHASES SUPPLIED = 3
No PULSE 1 3 5 7 9 11 13 15 17 19
1 ¿8 0 ,0 3 0 . 0 0 0 . 0 2 - 8 . 0 2 00 - 0.01 0 , 0 0 0,06 - 0 . 0 8 0 .0 8
2 43 0 . 05 0 . 0 0 - 0 .0 0 - 0 . 0 2 00 - 0 . 0 3 - 0 .01 0 , 0 0 - 0 , 0 0 - 0 ,0 2
3 0fc. 0 . 05 0 . 0 0 0.00 - 0 ,0 0 06 - 0 . 0 2 0 . 01 8,00 0 , 01 - 0 ,00
1 0 . 05 0 . 0 0 0.00 - 0 .0 0 00 - 0 . 0 2 0 ,0 1 6,00 0 . 0 2 0 .08
3 ¿5 0.08 0 . 0 0 0 , 0 2 - 0 . 0 2 00 - 0.01 - 0 . 0 0 0.00 - 0 , 81 0 , 6 3
6 42 0.10 0 . 0 0 - 0,01 - 0 . 0 2 00 - 0 , 0 3 - 0 . 0 2 8.00 - 0 .0 0 6,00
7 8 0,10 0 . 0 0 0.01 0 . 6 0 00 - 0,08 - o.uo 0,00 0 . 0 0 8.08
8 44 0 , 13 0 . 0 0 - 0,01 0 . 0 2 00 - 0 . 0 2 - 0 . 0 0 8.00 - 0 , 0 0 - 0 ,0 2
9 33 0 .15 0 , 0 0 - 0 ,0 2 - 0 . 0 0 8 00 0 , 00 - 0 ,0 0 0 . 00 - 0 . 8 2 0.00
1 0 6? 0 , 17 0 . 0 0 0 . 00 - 0 . 0 3 06 - 0.01 0.01 o.eo - 0 . 01 0 . 66
1 1 9 0 . 18 0 , 0 0 0 , 0 2 - 0.01 8 00 0.01 0 , 0 3 0 . 0 0 - 8,01 - 0.80
1 2 39 0,20 0 . 0 0 - 0 .0 0 - 0 . 0 2 8 00 0 , 0 2 0 . 0 0 6,80 0 , 0 2 - 0.01
1 3 46 0 . 2 2 0 . 0 0 - 0 .0 3 - 0 , 00 0 00 - 0,01 0.01 8.80 - 0 . 0 0 - 0.01
1 4 67 0 ,2 5 0 . 0 0 - 0,00 - 0 , 0 2 0 00 - 0 , 0 2 0.01 0.00 - 0 , 0 2 8 . 00
1 3 38 0.27 0 . 0 0 - 0 .0 3 - 0 , 0 3 8 00 - 0 .0 0 - 0.01 0 . 00 0 , 0 0 6.00
1 6 1C 0 . 2 8 0 . 0 0 - 0 . 00 - 0,01 Q 00 8,01 - 0.60 8 . 80 - 0 . 0 0 - 0,01
1 7 66 0.30 0 . 0 0 0 . 0 2 - 0 . 0 2 0 00 0.01 - 8 . 0 0 0.00 - 0 , 0 2 0.81
1 8 41 0 . 32 0 , 0 0 - 0.00 - 0 , 0 2 8 60 0 . 80 - 0 . 0 3 0,00 - 0 . 0 0 - 0.81
1 9 3 0 . 3 3 0 , 0 0 - 0 . 00 - 0.01 0 00 0 . 0 2 - 0 . 81 0 . 0 0 0 . 0 2 6.81
2 0 45 0 , 35 0 , 0 0 - 0 , 03 0 .0 0 0 00 - 0.01 - 0.01 0 . 0 8 - 0 ,0 0 6.00
2 1 7C 0 , 38 0 . 0 0 - 0 , 00 - 6 . 0 3 0 00 - 0 , 0 3 0 . 8 0 0 , 80 0,01 - 8.01
2 2 11 0 .3 8 0 . 0 0 0 . 0 2 0 .0 0 0 06 - 0,01 6.01 0.00 - 0 . 0 0 - 0,04
2 3 36 0,40 0 . 0 0 0.01 - 0 . 0 2 6 06 0 .0 0 - 0 , 0 8 0 . 00 0 , 0 0 - 0,01
2 4 47 8 . 4 3 0 . 0 0 - 0 , 0 2 0 . 00 0 00 - i.02 0 , 0 1 M 0 - 0 . 0 2 - 0.08
2 5 37 0 .4 5 0 ,0 0 - 0,04 - 0 , 0 2 0 00 - 0 . 00 - 0 . 01 6.80 0 . 0 0 8.81
2 6 12 0 . 4 5 0 , 00 - 0 . 0 2 0.01 0 08 0 . 0 0 - 0,81 0 .0 0 - 0 . 0 2 - 8.82
2 7 4 1 .4 6 0 , 00 - 0 .0 0 0 . 0 2 0 68 0 , 0 3 0 .01 0 . 00 0 .0 1 8.81
2 8 71 0 . 4 8 8 .00 8 .0 2 - 0.00 8 00 0 . 0 0 0 , 0 4 0 ,0 0 0 . 0 3 - 8.81
2 9 16 0 . 4 9 8 .00 0 . 0 5 8 , 0 2 0 08 - 0,01 8 . 0 0 0 , 00 8 . 0 2 - 6 ,88
3 0 34 8.51 8 .00 0 , 04 - 0 . 0 0 0 80 0 , 0 2 0 .00 0 . 08 0 ,01 0 . 0 2
3 1 40 8 , 5 3 LOO 0.01 - 0 , 0 2 0 00 0.01 - 0 . 0 2 0,80 0 . 0 4 8 , 68
3 2 48 0 . 56 1,00 - 0.01 0 .0 0 0 00 - 0.01 0 , 0 0 8 , 00 0 . 00 6 .0 2
3 3 13 0 ,5 6 1.00 0.91 0 . 0 3 0 00 - 0 .0 0 - 0 , 00 0.00 - 9 . 0 2 - 0 ,81
3 4 35 0 . 5 8  0 . 8 0 -c.oo 0,01 0 00 0 . 0 2 - 0 . 0 2 8 . 00 - 0.01 6 . 0 3
3 5 72 0.61 1,00 0 .0 3 - 0 . 0 2 0 00 - 8 .0 0 0 . 8 0 0 . 00 0 , 0 2 - 8 , 08
3 6 15 0 . 6 2  0 , 0 0 0 . 0 5 8 .0 0 0 00 - 0 . 0 2 - 0 .0 1 0.00 - 0 . 0 0 - 0 . 00
3 7 5 0 . 6 2 ) , 0 0 0 . 0 7 0 . 0 2 0 80 0 . 01 0 . 01 0 . 06 0 . 0 2 0 . 8 2
3 8 14 8 .6 3 1.00 0 . 09 0 . 0 5 0 00 0 . 00 - 0,01 0 . 08 - 0 ,0 1 0 .6 8
3 9 6 0 . 6 3  0 . 0 0 0.11 0 . 0 7 0 00 0 . 0 3 0 . 0 2 0 , 88 0 . 0 2 8 . 0 2
4 0 7 0 . 6 4  0 . 0 0 0 . 1 3 0 . 0 9 8 00 0 . 8 6 0 . 0 5 0.80 0 , 0 4 8 . 0 3
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STÖR CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT
NUMBER OF PHASES SUPPLIED = 3
No PULSE 1 3 5 7
1 61 0.03 0 .00 0.00 0.01
2 52 0.05 0 00 " 0.00 0 . 0 3
3 25 0.07 0 00 0.00 0 . 0 2
k 62 0.09 0 00 0.02 0 . 0 2
5 24 0.11 0 00 0.03 0.01
6 53 0 . 13 0 00 0 . 0 2 0 . 0 3
7 64 0.16 0 00 0 . 03 0 . 0 3
8 26 0 .1? 0 00 0.04 0 .00
9 54 0.20 0 00 0.03 0 .0 3
1 0 63 0.23 0 00 0.04 0 .0 3
1 1 23 0.24 0 00 0 .06 0 .0 2
1 2 4? 0.26 0 00 0.04 0 . 0 5
1 3 59 0 . 29 0 00 0.04 0 . 06
1 4 27 0.31 0 00 0.05 0 . 04
1 5 22 0 .3 2 0 00 0.07 0 .0 3
1 6 32 0.34 0 00 0 . 06 0.00
1 7 58 0 .3 6 0 00 0.06 0 . 02
1 8 5C 0.39 0 00 0.04 0 .0 5
1 9 60 0.41 0 00 0 . 04 0 . 06
2 0 21 0 . 4 3 0 00 0 . 0? 0 . 06
2 1 28 0.44 0 00 0.07 0 . 0 4
2 2 20 . 0 . 45 0 00 0.09 0.04
2 3 30 0.47 0 00 0.09 0,01
2 4 57 0.50 0 00 0 .09 0 . 0 3
2 5 51 0.52 0 00 0.07 0 . 06
2 6 17 0.53 0 00 0.10 0 , 08
2 7 31 0.55 0 00 0.09 0 .05
2 8 56 0.57 0 00 0.08 0.07
2 9 19 0.58 0 00 0.11 0 .0 9
3 0 29 0.60 0 00 0.11 0 .0 5
3 1 55 0.63 0 00 0.10 0 .0 8
3 2 18 0.64 0 00 0.13 0 . 09
9 11 13 15 17 19
0 .00 0 .0 3 - 0 . 0 3 0.00 - 0.01 - 0.00
0 00 0 . 0 2 - 0 .00 0.00 - 0.01 0 .02
0 0(1 0.00 0 . 01 0.00 6 , 00 - 0.00
0 00 0 . 03 - 0.01 0.00 - 0 . 0 2 0.06
0 00 0.02 - 0 . 00 0.00 0 . 00 - 0.00
0 00 0.02 0 . 0 2 G.00 0 . 0 2 0.00
0 j0 0.03 - 0 . 00 0 . 00 - 0.01 0 . 03
0 00 0 . 0 2 0 . 0 2 0 . 00 - 0.01 0.00
0 00 0 .03 0 . 0 3 0 . 00 0.01 - 8.00
0 00 0.05 0 .0 0 0,00 - 0.01 0 . 02
0 00 0 . 03 0.01 0 . 00 0.01 0,62
0 00 0.01 0 . 04 0.00 - 0.01 0 ,05
0 00 0.03 0 . 0 2 0.00 - 0 . 00 0 . 03
0 00 0.04 0 .0 4 0,80 - 0.01 - Ö.Ö8
0 00 0.01 0 . 0 4 1.00 0.01 0,01
0 00 0.04 0 . 0 5 0 . 00 - 0 . 00 0,03
0 00 0 .0 6 0 . 0 3 0.06 0.01 - 8.08
0 00 0 . 05 0 , 0 6 o.ec - 0.00 0.03
0 00 0 . 0? 0 . 0 4 0.00 - 0 . 00 0.01
0 00 6.05 0 . 0 2 0.00 6 . 0 2 6,04
0 80 0.05 0 . 05 0.00 0.00 0.01
0 00 0 . 03 0 . 0 3 0 . 00 0 . 0 3 0.04
0 00 0.05 0 . 06 0.00 - 0 .0 0 8.03
0 00 0.07 0 . 0 5 0.00 0 . 0 2 0.00
0 00 0.06 0 . 8 7 0.00 0 . 0 2 0.02
0 00 0.04 0 . 0 5 0.00 0.01 6.04
0 00 0.06 0 . 0 7 0.00 - 0.01 0.04
0 00 0.08 8 . 0 7 0.06 0.81 8 .0 2
0 00 0 .05 0 .0 4 0.00 0 . 0 3 0 .0 5
0 00 0.07 0 . 0 7 0.00 0 . 00 0.03
0 00 0 . 08 0 , 0 8 6.00 0 . 0 3 0,01
0 80 0 . 86 0 . 0 5 0.60 0 . 84 0,03
Waveform  Menu  No 2  -  Harmonic  Analysis
6 - 1 5
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STAR CONNECTED KIKE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
NUMBER OF PHASES SUPPLIED = 9
No PULSE 1 3 5 7 9 11 13 15 17 19
1 68 0 ,03 - 0 . 0 3 0.02 - 0 , 0 2 0 00 - 0,01 0 .0 0 - 0,80 - 0.00 0 ,00
2 AO 0 ,05 - 0 . 01 - 0.00 - 0 , 0 3 8 00 - 0,01 - 0 . 0 2 0 , 0 0 0 , 0 2 - 8.00
3 A8 0.07 - 0 . 01 - 0 . 03 - 0,01 0 00 - 0 .04 6 . 0 0 8.01 - 0 .00 6.01
4 to 0 , 08 0.01 - 0.00 0 , 0 2 0 00 - 0 .0 2 0 , 01 0,01 - 0,01 - 0,00
3 37 0,10 0 . 0 2 - 0 .0 2 0 .00 0 00 - 0,00 - 0 .0 0 - 0,00 0 .0 0 0,08
6 67 o.l3 - 0 . 0 0 0.00 - 0,01 0 00 - 0.00 - 0 . 0 0 8.00 - 0 ,00 0 , 02
7 1 0 . 13 - 0 . 0 0 0,00 - 0.01 0 00 - 0,01 - 0,00 0,08 8.60 0 , 03
8 I t 0.13 0 . 0 2 0.03 0 . 0 2 0 00 0.01 0 .0 0 - 0.00 - 0 . 0 2 8.00
9 39 0.15 0 , 0 3 0.00 0 . 00 0 00 0 ,0 2 - 0 . 0 3 0,08 8 .0 0 - 8.00
1 0 69 0 .18 0 . 01 0 . 03 - 0 , 0 2 0 00 - 0.00 - 0.01 - 0,01 0 . 02 - 8.01
1 1 A7 0.20 0 . 0 0 0.00 0.00 0 00 - 8 , 03 0 . 0 0 8,00 - 0,01 8.01
1 2 2 0.21 0 .0 1 0.00 0.00 0 00 - 0 , 0 2 0 , 0 2 0.01 G.G0 0 . 82
1 3 38 0.23 0 , 0 3 - 0 . 02 - 0 . 00 0 00 - 0,00 - 0,01 0 .0 0 0 . 0 3 0 .0 3
1 4 12 0 .23 0 . 0 5 0,01 0 . 0 2 0 00 0,00 - 0 ,01 - 8.00 0,01 - 8.00
1 5 66 0.26 0 . 0 2 0 . 83 6 . 00 0 00 0.00 - 0 , 0 2 8,01 - 0 ,0 2 8 . 02
1 6 42 0 . 28 0 , 0 3 0.80 0,01 0 00 - 0.01 - 0 , 0 4 0 . 0 3 - 0 . 00 - 0,88
1 7 ?r 0.31 0 . 0 0 0 . 03 - 0 .0 2 0 00 - 0,04 - 0 . 0 2 0.01 0.81 - 0.02
1 8 33 0.33 0 . 0 3 0 .0 2 - 0 . 0 5 0 00 - 0.00 - 0.01 - 0 , 0 2 - 0 . 00 8,00
1 9 46 0.35 0 . 0 3 - 0.01 - 0.03 0 00 - 0,04 - 0 , 0 0 6.80 - 0 . 0 3 0,68
2 0 8 0.36 0 , 0 5 0,01 - 0 .00 0 00 - 0,00 0 ,0 2 0 . 02 - 0 .0 2 8,61
2 1 At 0,38 0 . 0 6 - 0,01 - 0 . 00 0 00 - 0 . 02 - 0.01 0 . 04 - 0 .0 8 - 0 . 02
2 2 65 0,40 0 . 0 4 0.00 - 0 . 0 2 0 00 - 0,01 - 0 , 0 2 0 . 06 - 0 , 03 0.00
2 3 71 0 ,43 0 , 0 0 0.03 - 0 .0 5 6 00 - 8 ,04 0,01 0 . 0 4 - 8 .0 0 - 8,81
2 4 36 0 .4 5 0 , 0 3 0 , 82 - 0 .07 0 60 - 0.01 - 0.01 8.81 6.01 0,00
2 5 9 0 , 4 6 0 , 0 4 0.04 - 0 , 04 0 00 0,01 0,00 0 , 02 8,01 - 8.00
2 6 45 0 .4 8 0 , 0 5 0.01 - 0 .0 3 0 80 - 0 , 02 0.80 0 . 05 - 0 . 00 - 0.01
2 7 35 0 , 50 8 . 0 7 - 0,01 - 8 , 05 0 00 0,00 - 0 . 00 8.02 - 0 .0 0 8 . 02
2 8 72 0 .5 3 0 . 0 4 0 ,0 2 - 0 , 08 0 00 - 0,02 0 . 0 3 - 0,81 0 . 0 2 - 0.01
2 9 44 0 . 5 5 0 .0 5 - 0.01 - 8 . 07 0 or. - 0.04 0 . 0 2 0.02 0.01 - 8 .0 3
3 0 3 0 . 5 5 0 . 0 6 0.00 - 0 ,0 6 0 00 - 0,03 0 , 0 4 0 , 84 0 , 0 4 - 0,08
3 1 14 6 . 56 0 . 0 8 0 . 03 - 0 ,0 3 0 00 - 0,03 0 . 0 2 0.02 0 . 00 - 8 ,0 3
3 2 34 0 , 58 0 .1 0 0 . 02 - 0 , 0 6 0 00 - 0.00 0 . 0 2 - 0,01 0.01 0 .08
3 3 43 0.60 0.11 - 0.01 - 0 ,0 5 0 00 - 0 ,0 2 0 , 08 0 , 0 2 0 . 00 - 0 , 8 2
3 4 4 0 .6 0 0 , 1 2 - 0,00 - 0 ,0 4 0 00 - 0.00 0 . 0 3 0 . 04 0 .0 3 8.08
3 5 15 0.61 0 . 1 4 0 ,03 - 0 .0 2 0 00 - 0.01 0.01 0.01 0 ,0 0 - 0.81
3 6 5 0.61 0 , 1 5 0 .04 0.00 0 00 0,01 0 . 0 3 0 . 04 0 , 0 4 0 , 0 2
3 7 13 6 . 62 0 , 1 7 0 .0 7 0 . 0 3 0 00 0 , 0 2 0 , 0 2 0 . 02 0 .0 0 - 0.80
3 8 16 0 .6 3 0 . 1 9 0 , 09 0 .0 5 0 00 8.00 - 0.01 - 0.00 - 0.01 0.80
3 9 6 0 . 6 3 0 . 2 0 0,11 0 . 07 0 00 0 ,0 3 0 . 0 2 0 .0 2 0 . 0 2 0 .8 2
4 0 7 0 .6 4 0 . 21 0 , 13 0 . 09 0 00 0 .0 6 0 , 0 5 0 . 04 0 .84 0 , 03
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STAR CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
NUMBER OF PHASES SUPPLIED = 9
No PULSE 1 3 5 7 9 11 13 15 17 19
1 ¿0 0.03 - 0 .0 2 0.01 0.00 0 .00 0.03 - 0 . 03 0,02 - 0.00 - 8.01
2 51 0.05 - 0 . 02 - 0.01 0.04 00 0.02 0.00 - 0.00 - 0.01 0.01
3 25 0.07 0 .D0 - 0.00 0.02 00 0.00 0.02 0.02 0.00 - 0.00
¿f 32 0.08 0 . 03 - 0.00 - 0.00 08 0.03 0.03 0.00 - 8,02 0.01
3 59 0.11 0.01 - 0.00 0.00 00 0.06 0.01 0.01 - 0.01 - 8.62
6 20 0.12 0.04 0.02 0.01 00 0.03 - 0.00 8.01 0.01 0.01
7 49 0.15 0 . 04 - 0.01 0 .04 00 0.00 0 . 0 2 0.00 - o.co 0.04
8 58 0.17 0 .02 - 0.00 0.05 00 0.03 0.00 0.00 0.00 8.81
9 26 0.19 0 .0 5 0.00 0.03 0 00 0.03 0 . 02 0.03 0.00 - 8.81
1 0 64 0.21 0 .0 2 0.02 0 .03 0 00 0.04 0.00 0.06 - 0.02 8,01
1 1 54 0.24 0.01 0.00 0.05 8 00 0.05 0.02 0.03 0.08 6.00
1 2 IB 0.25 0 . 04 0.03 8.07 0 00 0.03 - 0.00 0 . 02 0.00 8.83
1 3 29 0.27 0.07 0.04 0.04 0 00 0.04 0.02 0.02 - 0.02 8.01
1 4 - 55 0.29 0 .0 6 0.03 0.06 0 00 0.05 0 .02 - 0.00 0.01 - 0.08
1 5 63 0.32 0 .0 3 0.04 0.06 0 00 0 .0? - 0.00 0,02 - 0.01 6,01
1 6 52 0.34 0 .0 3 0.02 0.09 0 oo 0.07 0 .0 2 - 8.00 - 0.00 8.83
1 7 24 0.36 0 . 05 0.04 0.08 6 00 0.05 0 .0 3 8.02 0.01 0.02
1 8 61 0.38 0 . 03 0.05 0 .0 8 0 00 0.08 0 .00 0.05 - 0.00 6.82
1 9 53 0.41 0 .03 0.03 0.11 0 00 0.08 0 . 03 0.02 8.01 8,83
2 0 27 0.43 0.05 0.04 0.09 0 00 0.08 0 .05 0.04 0.00 - 8.08
2 1 62 0.45 0 . 0 3 0.05 0.09 0 00 0.18 8.03 0 .0? - 0 .0 2 0.08
2 2 50 0.48 0 . 03 0.03 0.11 0 00 0.08 0 .05 0 . 05 - 0 .03 0,84
2 3 23 0.49 0.06 0.05 0.11 0 00 0.06 0.06 0.08 - 0.01 6,04
2 4 - 56 0.52 0.04 0.04 0.13 0 00 0.08 0 . 06 0.06 0.02 0.02
2 5 31 0.53 0.07 0.04 0.10 0 00 0.11 0 . 0? 0.04 - 0.00 0.02
2 6 19 0.54 0 ,09 0.06 0.11 0 00 0.08 0 .05 0.04 0.01 0.05
2 7 57 0.57 0 . 08 0.06 0 .13_ 0 00 0.10 0.04 0.03 0.03 0 .0?
2 8 30 0.59 0.11 0.05 0.10 0 00 0.12 0 .07 0.02 0.00 0.00
2 9 21 0.60 0 . 13 0.08 0.10 0 00 0.09 0 . 05 0.03 8 . 03 0.03
3 0 28 0.61 0.16 0.08 o.oc 0 80 0.10 0.08 8.04 0.01 0.81
3 1 17 0.62 0.18 0.11 0.09 0 06 0.08 0 .05 0.02 0.01 0.82
3 2 22 0.64 0.21 0.13 0.09 0 00 0.06 0 .05 0.04 0.04 0.03
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MESH CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
INVERTER LOAD PHASE SPAN =  3
No PULSE 1 3 5 7 9 11 13 15 17 19
1 ¿8 0. 05 0 . 0 0 0 . 04 - 8 .0 4 0 .60 - 0 . 0 2 0.61 0 00 - 0 . 0 8 0.01
2 43 0.09 0 . 0 0 - 0.01 - 0 . 0 3 8 60 - 0 . 0 6 - 0 . 01 6 00 - 0 .8 0 - 0 . 0 3
3 •5fc. 0.09 0 . 0 0 0 .80 - 0 . 0 2 0 00 - 0.04 0.01 0 80 0 . 0 2 - 0.00
4 1 0 . 09 0 . 0 8 8 . 80 - 0.01 0 00 - 0 .8 3 0 . 0 2 0 08 0 . 8 3 8.08
3 85 0.14 0 .0 0 0.04 - 0 .0 3 0 00 - 0 . 0 2 - 0 .0 0 8 00 - 0 . 0 2 0 .0 5
6 42 1 .17 D.OO - 0.00 - 0 . 0 3 0 00 - 0 . 8 5 - 8 .0 4 8 00 - 8 .80 0.80
7 8 0 . 18 0 . 0 0 8 .0 3 0 .01 6 00 - 0 . 08 - 0 . 0 0 0 00 0 .01 8.88
8 44 0 .22 0 .0 8 - 0 .8 2 0 . 0 3 6 00 - 8 . 04 - 0.81 8 00 - 0.81 - 0 . 03
9 32 0 .25 0 . 0 6 - 8.04 - 0 . 0 2 8 00 0.00 - 8 . 0 0 0 00 - 0 . 0 3 8.01
1 0 4? 0.30 8 . 0 6 0.06 - 8 . 0 6 0 68 - 0 .0 3 8 . 0 2 0 00 - 0 . 6 2 8.01
1 1 9 0.31 0 . 0 8 0 . 84 - 0.01 8 00 0 . 0 2 0 . 6 6 0 00 - 0 . 0 2 - 0.81
1 2 39 0.34 0 . 0 8 - 0.00 - 0 . 0 3 6 00 8 . 0 3 8 .0 0 0 00 8 .0 3 - 0 . 82
1 3 46 0.39 0 . 0 8 - 6 .0 5 - 8 . 00 6 00 - 0 . 0 2 0 . 0 2 0 00 - 0.61 - 8.02
1 4 47 0.43 0 . 0 0 - 0.08 - 0 . 8 3 8 00 - 0 .0 3 0 . 0 2 0 00 - 0 . 0 4 0.08
1 5 38 0.47 0 .0 0 - 0 .0 5 - 0 .0 6 0 00 - 0.81 - 0 . 0 2 0 00 6.81 0.81
1 6 1C 0.48 0 . 0 8 - 0 .08 - 0.81 8 80 8 . 0 2 - 0 .00 0 08 - 0 . 08 - 0 . 0 2
1 7 ¿0 0.53 0 . 0 0 0 . 03 - 8.04 6 B0 0 .0 2 - 0.01 8 00 - 0 .0 4 0 .0 2
1 8 41 0.56 0 . 0 0 - 8.01 - 8 . 04 8 80 0 .0 0 - 0 . 0 6 6 00 - 0.01 - 1 .82
1 9 2 0 . 57 0 . 0 6 - 0.00 - 8 .8 2 8 06 8.04 - 8 . 0 2 0 80 0 . 0 3 8 .0 2
2 0 45 0.60 0 . 00 - 8 .0 5 6 . 00 8 80 - 0.01 - 0 . 0 2 8 00 - 0 .00 0.81
2 1 70 0.65 0 . 0 0 - 0.00 - 0 .0 4 0 00 - 0 .8 5 0.01 8 80 0 . 0 2 - 8 . 02
2 2 n 0.66 0 . 0 0 8.04 0 .80 0 00 - 0 .0 2 0 .0 2 0 08 - 0.01 - 0 .66
2 3 36 0.70 0 .0 8 8.00 - 8 . 0 3 1 66 0.02 - 0.01 0 00 0 . 0 2 - 8 . 02
2 4 47 8 .7 4 8 . 00 - 8.04 6 .0 0 8 00 - 0 . 0 3 8 . 0 2 8 00 - 8 .03 - 0.11
2 5 37 0 .7 7 0 .8 0 - 0 .87 - 0 . 0 3 6 06 - 0.00 - 0 . 0 2 8 00 0.00 0.02
2 6 12 8.78 0 . 0 6 - 0 . 0 3 0 . 0 2 0 60 0 . 0 2 - 0 . 0 2 0 60 - 0 .0 4 - 8.83
2 7 4 1.79 0 .6 0 - 8.00 8 . 0 4 0 06 8.05 0 . 0 2 8 60 8.01 0 .02
2 8 71 0 .8 4 6 . 0 0 0 . 0 4 - 8 .Q6 0 68 0.80 0 . 0 6 8 60 8 . 0 5 - 8 .02
2 9 16 8 . 85 0 . 8 0 8 . 89 0 . 0 3 0 00 - 8 .8 2 8 . 0 2 0 00 0 .0 3 - 0.81
3 0 34 9 .88 0 .0 0 0 . 6 6 - 8.01 0 08 8 . 03 0.01 8 60 0 . 0 2 0 .8 3
3 1 40 0 . 9 2 0 . 8 0 8 .0 2 - 0 . 8 3 8 00 0 . 0 3 - 0 . 0 3 0 80 0 . 0 6 0.01
3 2 48 8 .9 6 0 . 0 0 - 0 . 0 2 8.01 0 00 - 0 .02 0 . 0 0 8 80 6 . 0 2 0.64
3 3 13 8 . 98 0 . 0 0 8 . 8 2 0 . 0 6 0 80 - 0.01 - 0 . 0 2 8 00 - 0 .0 3 - 0.88
3 4 3 5 1.01 0 . 0 0 - 0.80 8 . 0 2 0 00 0 . 8 3 - 0 . 0 3 0 00 - 0 .0 2 8 . 05
3 5 7 2 1 . 86 0 . 0 0 8.04 - 0 . 6 3 8 00 - 0 .0 2 0.01 0 00 0 . 0 3 - 0.88
3 6 15 1.87 0 . 0 0 6 .0 9 8 .0 0 8 00 - 0 .0 3 - 0 . 0 2 0 00 - 0.01 - 0.81
3 7 5 1 . 8 8 0 . 0 0 0.11 8 . 0 4 6 00 0.01 0 . 0 2 0 00 0 .0 4 6 . 83
3 8 14 1 . 09 0 .0 0 6 .1 6 0 . 0 8 8 00 8.01 - 0 . 00 0 00 - 8.01 0.60
3 9 6 1 . 10 0 . 08 0 .1 9 0 . 1 2 0 00 0 . 0 5 0 . 0 4 0 00 0 . 0 3 0 . 04
4 0 7 1.18 0 . 0 0 0 .2 2 0 . 1 6 6 80 0 . 10 0 . 8 3 0 DO 0 . 1 6 8 . 06
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MESH CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
INVERTER LOAD PHASE SPAN = 3
No PULSE 1 3 5 7 9 11 13 15 17 19
1 M 0.05 0 . 0 0 0.01 0 .0 0 6 . 00 0 .0 4 - 8 . 8 5 0.60 - 0 . 0 2 - 8.00
2 52 0.09 0 . 0 0 - 0.01 0 . 0 6 0 .8 0 0 . 0 3 - 0 . 0 0 6.00 - 0 . 0 0 6 .0 3
3 25 0.11 0 . 0 0 0 .06 0 . 0 3 0 .0 0 8 . 0 2 0 . 0 2 0.80 0 . 00 - 6.01
4 62 0 . 16 0 .0 0 0 . 8 3 0 . 8 3 0 . 00 0 . 0 5 - 0 . 0 2 0 .00 - 0 . 6 3 8.01
3 24 0 . 18 0 .0 0 0 . 0 5 0.01 0 . 60 0 .0 3 - 0 . 00 0.00 6 . 06 - 8.08
6 53 0.23 0 . 0 0 8 . 0 3 0 . 0 6 0 . 00 0 . 0 3 0 . 0 3 0.00 0 . 0 3 8.88
7 64 0 .28 0 .0 0 0 .0 6 0 . 8 5 0 .0 0 0 . 05 - 0.01 6.00 - 0 . 0 2 8 . 05
8 26 0 . 30 0 . 0 0 0.17 0.01 6.00 0 . 04 6 . 0 3 8 .00 - 0 . 02 0.80
9 54 0.35 0 . 0 0 0 .0 5 0 . 0 6 6 . 06 0 .0 5 6 . 6 6 0 . 0 8 0 . 0 2 - 8.08
1 0 63 0.39 0 . 0 0 0 . 0 8 0 . 0 5 0.00 0 .0 9 8.01 0 . 00 - 0 . 0 2 6 . 03
1 1 23 0 .42 0 . 0 0 8.11 0 .8 4 8 .00 8 . 0 5 0 . 0 2 0.60 0 . 0 2 6 .0 4
1 2 4? 0 .46 0 . 0 0 0 .0 7 0 . 0 8 0 . 00 0.01 0 . 0 6 1.00 - 0 . 0 2 6 . 0 8
1 3 59 0 . 50 0 .0 0 8.17 0 .1 0 6.80 0 . 0 6 0 . 0 3 6.06 - 0.80 0 .85
1 4 27 0 . 53 0 . 0 0 0 .0 8 0 . 0 7 0 . 01 8 .0 6 0 . 0 7 0 . 00 - 6 . 0 2 - 0.08
1 3 Vtkb 0 . 55 0 . 0 0 0 . 1 2 0 . 0 6 0.08 0 .0 2 0 . 0 6 6.60 0 . 0 3 6 . 02
1 6 32 0 . 5 8 0 .0 0 0.10 8.01 0 . 0 6 0 .0 6 0 . 0 9 0.00 - 0.01 6.04
1 7 58 0 .6 3 0 . 0 0 0.10 8 .0 4 0 .00 t.ll 0 . 0 6 6.00 0 . 0 2 - 8.08
1 8 5fi 0.67 0 . 0G 0 . 87 0.09 8 .0 0 0 . 08 0.11 8.80 - 8 .00 8 .0 5
1 9 60 0 . 7 2 0 . 80 0 .0 8 0.10 0 . 00 0 . 1 3 0 . 0 6 6.10 - 0 . 00 0 .82
2 0 21 0 .74 0 . 00 0 . 11 0 .10 0 .0 0 0 . 08 0 . 0 4 8.10 0 . 04 8 . 06
2 1 28 0 .7 6 0 . 00 8 . 1 2 0 .0 6 0 . 0 0 0 .0 9 6 . 0 9 0 . 00 0.01 0 .0 2
2 2 20 0 . 78 0 . 0 1 0 . 16 0 . 0 7 0.60 0 .0 5 0 . 0 6 0 . 8 0 8 . 0 4 8 .06
2 3 30 0.81 0 .0 0 0 . 1 6 0 .0 2 0 . 0 0 0 . 08 0 .1 0 0.60 - 0 .00 0 .05
2 4 57 0 . 86 0 . 0 0 8 .1 5 6 . 0 6 0 .60 6 .1 2 0 . 0 8 0.80 0 . 0 4 0.08
2 5 51 0.90 0 . 00 0 . 1 2 1.10 8 . 01 0 .10 0 . 1 3 6.00 0 . 0 3 8 . 64
2 6 17 0 .9 2 0 . 0 0 8 .1 7 0 . 1 3 8 . 00 0 .8 7 0 . 0 8 0.00 0 . 02 8.07
2 7 31 0 .9 5 0 .0 0 0 .1 6 0 . 0 8 0 . 00 8.11 0 . 1 2 8 .80 - 0 . 0 2 8 . 07
2 8 56 0 .9 9 0 .0 0 0 . 15 0 . 1 2 8.00 0.14 0.11 6.00 0 . 0 3 0 .0 3
2 9 19 1.01 0 .0 0 8 . 19 0 .1 4 0.00 0 .0 9 0 . 0 7 0.00 8 . 0 5 0 .8 8
3 0 29 1 . 04 0 .0 0 8 .19 0 . 8 9 0 .00 6 . 1 2 0 . 1 2 0.00 0 . 00 8 . 8 5
3 1 55 1 . 08 0 .8 0 0 . 1 8 0 . 1 4 0 .00 0 . 14 0 . 1 3 0 . 00 0 . 0 6 0 .8 2
3 2 18 1 . 1Ô 8 .0 0 0 .2 2 8 . 1 6 0 . 00 6 . 18 0 . 6 8 0.08 0 .0 6 8 . 06








—i---- 1--- 1---- 1---




NINE PHASE PULSE ADDITION MODULATION




























































ll —  12 —
13 —






2 0 V L
21 — R-
22 ^
2 3  - J H
2 4  - f
32
J ___fl_fl___1L
n m t t
i o n o n d r. i i fi___ _J
n y i 1' "If T T T T n j
1 __L_n__ n r__l j __tl j i__ n__n_______ n








n n n n n n u r L
i ns
j n j n j n n n n j i j n n _____
j n r L _ r n L n j w r u n r i " h nj
jnjinjnrriJirmrijnj^
j Li l LJ 1_i U 1 L Lj i_! ■_i 1J l1
nnPu L Li LIT
L LI
i j i n i n T i i o n n n j T L
2 5 fif]1 J m u
11 u i  in n .
2 6 m r i r I T ii! u in
2 7 n1 _i u u y u u " i  irn n .
2 8 ni _; u u u y y n  m  l
2 9 - f - j  m  in y y “ ii u in.
3 0 _JL__j If D u y “i in
3 1 __j in n  l
J__ji_
1 L
u n m  in m r n i i n r i n n ____ m u x
n n
H  r
















n n r i j i j n n n n j




l i l J L J lJ L J l l J l J L J l
i__n__r ___ji_jl
■ " J ill




6®. 90. 120. ISC. 190. 210. 24C. 270.
DEGREES




MESH CONNECTED NINE PHASE INVERTER HAVEFORK PULSE PLACEMENT 
INVERTER LOAD PHASE SPAN -  4
No PULSE 1 3 5 7 9 11 13 15 17 19
1 ¿8 0. 05 - 0 . 0 5 0 .0 3 - 0.01 00 - 8,00 0 .0 1 - 8.00 - 0.01 8 . 0 2
2 40 0.10 - 0 . 0 2 - 0.00 - 0 , 0 2 08 - 0.01 - 0 , 0 2 0,01 0 . 8 4 - 8 .02
3 48 0.14 - 0 . 0 2 - 0 .0 3 - 0 . 00 00 - 0 . 0 3 0 . 0 0 0.02 - 0 , 0 0 0 .0 2
4 - 10 0 . 15 0 . 0 0 - 8.00 8 , 0 2 0 00 - 0.01 0 . 0 2 0 . 02 - 0 . 03 - 0 .8 2
3 37 0 . 19 0 . 0 4 - 0 .0 3 8 .0 0 0 80 - 0 .08 - 0.01 - 0.00 0 . 0 2 0,81
6 69 0 . 25 - 0 . 0 0 0.00 - 0.01 8 00 - 0.01 0.01 - 0 . 8 3 0 . 0 3 0.66
7 45 0 .29 0 . 01 - 0 .0 3 - 8 . 00 0 00 - 0 . 0 3 0,01 8 . 02 - 0 .00 - 0.01
8 1 0 .2 9 0 , 0 0 - 0 . 0 3 - 8 . 00 6 00 - 0 .0 3 0 . 0 2 6 , 0 3 0 , 80 - 0.00
9 67 0.35 - 8 . 0 4 0.00 - 8 . 0 2 0 80 - 0 . 0 3 6 , 0 2 0 . 0 4 - 0 . 8 2 0 . 03
1 0 39 0.39 - 8 . 01 - 0 , 83 - 0 . 0 2 8 00 - G.03 - 0 . 0 2 0 , 0 4 6 . 0 3 6 , 02
1 1 11 0.48 0 . 0 2 8 ,00 - 0 .0 0 0 00 - 0 ,8 2 - 0,01 0 . 0 2 - 0 ,00 - 8 ,03
1 2 2 0.40 0 . 0 3 0,00 0 , 90 0 00 - 0.01 8,00 0 . 0 5 0 . 0 2 - 8.00
1 3 33 0 .4 4 0 . 0 7 - 8.00 - 8 . 0 2 0 00 0.01 8.01 0.08 - 0 .0 0 8 . 04
1 4 70 8.49 0 . 0 2 0 , 03 - 0 . 0 4 8 00 - 0.01 0 . 0 4 - 0 .0 3 0 . 0 3 0.81
1 5 44 0.54 0 . 0 3 - 0.00 - 8 . 0 3 8 08 - 0.03 8 . 0 3 8.02 0.01 - 0 , 82
1 6 66 0 .5 9 - 0 , 01 0 . 8 2 - 0 .8 4 0 60 - 0 . 03 0 ,5 2 8 . 0 4 - 0 , 8 4 0 . 82
1 7 38 0 . 63 0 . 0 2 - 0.01 - 0 , 0 5 8 80 - 0 . 0 2 - 0,01 6 , 0 3 0 , 0 2 0 . 03
1 8 9 0 .64 0 , 0 5 0 . 02 - 8 . 8 3 8 00 - 0,08 0.00 0 . 04 0 , 0 2 6,61
1 9 47 0.69 0 . 0 5 - 0.81 - 0 . 0 2 8 00 - 0 ,0 2 0 . 0 3 6,07 - 0 ,0 4 8 , 04
2 0 71 0.74 0 , 0 0 0 . 02 - 8.04 8 00 - 0 .84 0 , 0 6 0.03 0 .0 0 - 0.08
2 1 36 0.78 0 . 0 4 - 0.00 - 0 . 0 5 0 00 - 0 ,0 2 0 . 0 4 - 8.01 0 . 0 4 6.04
2 2 43 0 .8 3 0 . 0 5 - 0,84 - 0 . 0 5 0 00 - 0 . 0 4 0 . 0 2 0 , 0 3 0,04 - 0,01
2 3 65 0 . 88 0 . 01 - 0.01 - 8 . 0 5 0 00 - 0 ,0 3 0 .0 0 0 .0 7 - 0,01 0 . 84
2 4 12 0 . 8 9 8 . 0 4 0 . 02 - 8 . 0 4 0 60 - 0 . 02 0 . 0 0 8,04 - 0 . 0 6 - 8,01
2 5 72 8.95 - 0 . 0 0 8.06 - 0 . 0 5 8 80 - 0 . 04 0 .0 4 - 0.01 - 0.01 - 8,67
2 6 35 0 . 9 8 0 . 0 3 0 , 03 - 8 . 0 7 8 00 - 8 . 0 3 0 . 0 2 - 0 , 0 5 0 , 0 0 - 8.01
2 7 46 1 . 03 0 . 0 4 - 0.00 - 8 .0 6 0 GO - 0 .0 5 0 .0 4 - 0 . 02 - 0 . 0 5 - 0.01
2 8 3 1 . 0 3 0 . 0 5 8,00 - 8 , 0 5 0 00 - 0 , 0 3 0 . 0 6 0 . 0 2 - 8,00 8.03
2 9 41 1 .0 8 0 . 0 7 - 0.02 - 0 . 0 5 8 00 - 0 . 0 4 0 . 0 3 0 . 0 5 0 . 0 3 - 0.01
3 0 16 1.09 0 . 1 1 0.01 - 0 , 0 4 0 00 - 0 .0 5 - 0 . 0 0 1.00 0 . 0Q - 0.80
3 1 8 1.10 0 . 1 4 0 . 0 4 - 0 , 0 2 0 00 - 0 .03 0 . 0 2 0.63 0 . 0 2 - 8,01
3 2 34 1.14 0 , 1 7 0 . 02 - 0 . 0 4 0 00 - 0,01 0 . 0 2 - 8.01 0.01 0 , 0 5
3 3 42 1 . 18 0 . 1 9 - 0 . 0 2 - 0 , 0 4 0 00 - 0 . 02 - 0 , 0 0 0 .0 3 0 , 0 3 - 0.00
3 4 7 1 . 1 9 0 . 21 0.00 - 0 . 0 2 8 00 - 0 . 00 0 . 0 3 0 , 07 8 . 0 7 0 .8 2
3 5 14 1.21 0 . 2 5 0 .0 4 - 0 ,0 0 8 60 - 0,01 0 , 00 0 .0 2 0 , 0 2 - 0 ,0 2
3 6 4 1.21 8 . 2 6 0 .0 6 0 , 0 8 0 80 0.00 0 , 0 4 0 .0 7 0 . 0 7 0 . 64
3 7 13 1 .2 2 0 . 3 0 0 . 0 9 6 . 0 2 0 08 8.01 0 . 0 2 0 ,0 3 0.01 - 0,01
3 8 5 1 . 2 3 0 .3 1 0.11 0 . 0 3 0 00 0 . 0 3 0 .Q6 0 .0 7 0 , 0 7 8 . 84
3 9 15 1 . 25 0 . 3 5 0.14 0 , 0 5 0 00 0 . 0 2 0 . 6 3 8 . 0 3 0 . 0 3 8 ,0 2
4 0 6 1 . 2 5 0 . 3 7 0 .1 6 8 . 0 6 8 00 8 ,04 0 . 0 6 8 ,0 7 0 , 8 7 8 , 07
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MESH CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT 
INVERTER LOAD PHASE SPAN = 4
No PULSE 1 3 5 7 9 11 13 15 17 19
1 60 0.05 - 0 . 0 3 0.00 0 . 00 0 00 0 . 0 2 - 0 . 0 3 0 . 03 - 0 .0 0 - 0 . 02
2 52 0.10 - 0 . 0 4 - 0.01 0 . 0 3 0 00 0.01 - 0 . 0 0 - 0 . 0 2 0 . 0 0 0.00
3 25 0.13 0 . 0 0 0 .00 0.01 0 00 0 . 00 0 . 0 2 0 . 0 3 0 . 0 3 - 0 . 03
4 32 0 . 16 0 . 0 5 - 0 . 00 - 0 .00 0 00 0 . 03 0 . 0 4 - 6.01 - 0.01 - 0.00
5 5 ? 0 .2 2 0 . 0 2 - 0.01 0 . 00 0 00 0 . 0 4 0.01 0.00 0 .0 0 - 0.04
6 51 0.27 0 . 0 0 - 0 . 0 3 0 . 0 2 0 0(1 0 . 0 4 0 . 0 5 - 0 . 03 - 0.01 0.00
7 61 0 . 3 2 - 0 . 0 3 - 0 . 0 2 0 . 0 3 0 00 0 . 0 5 0.01 0.01 - 0 . 0 3 - 0.00
8 22 0.34 0 . 0 2 0.01 0 . 0 2 0 00 0 .0 4 0.06 0 . 05 8 . 0 3 0 .0 3
9 5 3 0 .3 9 0 . 0 0 - 0.01 0 . 0 4 0 00 0 .0 4 0 . 0 3 - 0.00 0 . 0 6 6,04
1 0 29 0 . 43 0 . 0 5 - 0.01 0 . 0 3 0 00 3 .0 5 0 . 0 6 6.00 0 .0 0 0,00
1 1 62 0 . 48 0 . 0 2 0 .00 0 . 0 3 0 Q0 0 . 06 0 . 0 3 0 . 0 5 - 0 . 0 3 6 . 82
1 2 55 0 . 53 - 0 . 0 0 - 0 .00 0 .0 4 0 00 0 .0 7 0 .0 4 0.00 8 . 0 2 - 0.01
1 3 17 0 .55 0 . 0 4 0 .0 3 0 . 0 5 0 00 0 .0 6 0 . 00 - 0 . 0 3 0.01 0 . 02
1 4 58 0.60 0 .0 1 0 , 0 3 0 . 0 7 0 00 0 .0 8 - 0 . 0 2 - 8 . 03 0 . 0 5 - 0 . 03
1 3 49 0 . 65 0 . 0 0 - 0 .00 0 . 0 8 0 00 0 . 0 6 0 .0 2 - 0 .04 0.00 0 .02
1 6 24 0.68 0 . 0 6 0 .0 2 0 . 0 7 0 00 0 . 0 5 0 . 0 3 0.00 0 . 0 4 0.00
1 7 63 0 . 7 3 0 . 0 2 0 . 0 3 0 .0 7 0 80 0 . 0 6 - 0 . 0 0 6 .0 6 - 0.01 0 . 64
1 8 54 0 . 7 8 0 . 0 0 0 . 0 2 0 . 09 0 00 0 . 0 7 0 . 01 0 .0 0 0 . 0 3 6 .63
1 9 30 0.81 0 . 0 5 0 . 0 2 0 . 0 7 0 00 8 .08 0 . 0 5 - 6.00 - 0 . 0 2 0.01
2 0 57 0 .8 6 0 . 0 2 0.01 0 . 0 8 0 80 0.10 0 .0 3 - 0 . 0 2 0 . 0 3 - 8.04
2 1 64 0 . 9 2 - 0 . 0 2 0 . 0 3 0 . 0 8 0 00 0.11 0 .0 0 0.63 - 0 . 0 3 8.00
2 2 23 0 .9 4 0 . 0 3 0 .0 6 0 .07 0 00 8.09 0.01 0.87 0 . 0 2 0,01
2 3 50 0.99 0 . 0 2 0 .0 3 0 . 0 9 0 80 0 . 08 0 . 0 5 6.05 - 0 . 00 0 . 07
2 4 5 6 1 . 04 - 0 . 0 0 0 . 0 2 0.11 0 00 0 . 0 9 0 . 0 5 0.02 0 . 0 5 0.02
2 5 31 1 . 0 8 0 . 0 4 0.01 0 . 0 9 0 00 0.11 0 . 0 7 - 0.81 - 0 , 00 0 .0 3
2 6 18 1.16 0 . 0 9 0 . 0 5 0 .1 0 0 80 0 .0 9 0 . 0 4 - 0 .0 3 0.00 6 .0 7
2 7 26 1 . 13 0 . 1 4 0 . 06 0 . 0 8 0 00 0 . 09 0 . 0 6 0.00 0 . 0 0 0 .0 2
2 8 19 1 . 15 0 . 1 8 0 . 0 9 0 . 0 9 0 00 0 .0 7 0 . 0 3 - 0 .00 0 . 0 4 0 . 07
2 9 28 1 . 18 0 . 2 3 0.10 0 . 0 7 0 00 0 . 0 8 0 . 0 7 0 .0 2 - 0 .0 0 0 .6 2
3 0 27 1.21 0 . 2 7 0.11 0 . 0 6 0 00 0 . 0 8 0 . 10 8 .0 5 - 0 , 0 2 - 8 .8 3
3 1 20 1 .2 3 0 . 3 2 0 .1 4 0 . 0 6 0 00 0 . 0 6 0 . 0 8 0 .0 5 0 . 0 2 0 .0 2
3 2 21 1 . 2 5 0 . 3 7 0 . 1 6 0 . 0 6 0 60 0 . 0 4 0 . 0 6 0 .0 7 0 , 0 7 8.07
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'096 ‘mee '006 
___L___
'0¿.3 '0h3i ■013 _1_
S33W330
•081___1___ •0S1 __I_ •031 '06 '09 _ J ___ '06
'0
J ■■... . -.............. .....1
j y li ti n
n i- T í u un
jttit lí y ín n n rL
j Lí U Ü u ~ in n ru r .
J in n ru  .. Li U Ü Li L
_ ju i_n_nj l r j t j t j i
iJiruTr ltljtjtjl
ju rm ju ir ííiruinjTiL
ju rn iL T in ri ir 
u iL iR iiiiíin í in r





jL rLiíu rü in j'
J J ÍU lilJ líU íií
l i í l l l i t
J U i L L i l L L
.u i i m j i j i T '
_JUllil_[lilJUIj
_jUL
in íin i u n i] irTinTüUinjiii
inn nn nn nn ¡i
J llí U u li Ulj lT  M T lT Í L T L L
runuLTiriiniiotitijuiilriíuill
jlL T U lir T iL lL U L iT
1 J 1 J U 1 J IJ U J I J U L
JlLrLL_lLTT_'TJl̂ nL_^LnT1̂ TlíljlT;ljLl:L 
j1 _ U jL_TLÍ L L L n L L n L L L L T L l
ü U L n  i i_rui_íi l l
jL ü_íl_ilJ_fl
28
TJ1___ L_ _(L__ fü t í
TIL___n_ n n r~  oe
i r i j i n j _________ y n _iUU 62
I R J L J L Í l J U U U I T ” 82
1 Í U I J 1 J I j u r j u i r -  lz
w u u i JLfi_n_ru 9?
FLÍLTUT JTJTTUT“  í2
TUlilíTRI JlimiíiJT”  .̂2
TUlilTLÍlLl___i
TTJIIUTJITLJ_LI




i j í i n r j i r  8 2
j j u i r u r t  rsr~ 2 2
JLJJITLTlTTlí 0 2
JlJliin.TT.TT“ 61




TTíT H í n L T T L T T L T L T L T T T I T T 11—  8 T
iiTjT_“i_n iJim jnjinninr t ■ inr





"Ti rrinrinj un t u t ". • ir
n--IL— Jl--i i—i t —1_-II II _JL......... IU1 a II 1!
y i n  i ¡ ¡ ¡ i i  ̂ y
' lí Fn n r r r r T r r " T I  TF Í 1 1
. ...-J -JU U I .¡LJ.Ji Jl
' "  T. Ti F "lí TT I i r T T T T  T .....T
y ir u.i n r ir ii u " ..















The implementation of pulse addition modulation in an 
inverter requires that a relationship between inverter 
output voltage and output frequency be established.
Any waveform in a waveform menu may be selected at any 
frequency, so a convenient method of constructing any 
desired voltage/frequency characteristic is required.
A computer program has been implemented to fit any 
waveform menu to the frequency range of one to one hundred 
hertz, according to the characteristic described by the 
user of the program.
The following is the method for using the program :
Step 1. The user specifies whether the nine phase inverter 
is star or mesh connected, so that the program can 
calculate the values of the output fundamental 
spectral component throughout the waveform menu.
Step 2. The user describes the waveform menu by entering 
the number of waveforms in the menu, followed by 
the pulse numbers added at each menu step in the 
order that they occur.
From this data, the program calculates the 
inverter output voltage ( fundamental spectral 
component amplitude ) at each step of the menu.
Step 3. The user describes the voltage/frequency
characteristic required by entering the following 
data :
6.6 Voltage / Frequency Characteristic Generation,
a. The starting voltage at 1 Hz, described as a 
percentage of the maximum output voltage.
b. The initial slope of the voltage/frequency
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characteristic in units of percentage voltage 
per hertz.
c. If the slope of the voltage/frequency character­
istic is required to change at any point, the 
user may enter up to ten breakpoint frequencies, 
followed by the new characteristic slopes after 
each breakpoint.
Step 4. The program computes the best fit of the waveform 
menu to the desired V/F characteristic using the _ 
method of least squares error, and then prints and 
plots the result.
Some sample results from the program follow, as computed 
for the previously described waveform menu No 8.
A listing of this program is to be found in appendix A.
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NINE PHASE MESH CONNECTED INVERTER - VOLTAGE/FREQUENCY TABLE
INVERTER LOAD PHASE SPAN ~ 4
( H z ) W A V E F O R M N O  %  V O L T S PIJ D C  V O L T S V / F  R A T I O
1 , 3 1 0 , 4 0 . 130 1 . 8 0  0
2 . 4 1 3 . 1 0 . 165 1 . 8 0 0
3 . 4 13 . 1 0.1 6 5 1 . 8 0 0
4 . 5 1 7 . 3 0 . 2 1 7 1 . 8 0 0
5 , 5 1 7 . 3 0 . 2 1 7 1 . 8 0 0
6 , 6 2 1 . 2 0 . 2 6 6 1 . 80 0
7 . 6 2 1 , 2 0 . 2 6 6 1 . 8 0 0
8 , 7 2 5 . 4 0 , 3 1 9 1 . 8 0 0
9 , 7 2 5 . 4 0 . 3 1 9 1 . 8 0 0
10 . 8 2 7 , 4 0 . 3 4 3 1 . 8 0  0
11 . 9 3 1 . 4 0 , 3 9 3 1 , 8 0 0
1 2 . 9 3 1 . 4 0 . 3 9 3 1 . 8 0 0
1 3 . 10 3 3 . 9 0 . 4 2 5 1 . 8 0 0
14 . 10 3 3 . 9 0 . 4 2 5 1 . 8 0 0
1 5 . 11 3 8 , 2 0 . 4 7 8 1 . 8 0 0
16 . 11 3 8 . 2 0 . 4 7 8 1 . 8 0 0
1 7 . 12 4 2 . 2 0 . 5 2 9 1 . 80 0
1 8 . 12 4 2 . 2 0 , 5 2 9 1 . 8 0 0
1 9 . 13 4 3 . 7 0 . 5 4 9 1 . 8 0 0
20 . 13 4 3 . 7 0 . 5 4 9 1 . 8 0 0
21 . 14 4 7 . 9 0 . 6 0 0 1 . 8 0 0
2 2 . 14 4 7 . 9 0 . 6 0 0 1 . 8 0 0
2 3 . 15 5 1 . 7 0 . 6 4 8 1 . 80 0
2 4 . 16 5 3 . 8 0 . 6 7 5 1 . 8 0 0
2 5 . 16 5 3 . 8 0 . 6 7 5  - 1 . 8 0  0
2 6 . 17 5 8 , 1 0 . 7 2 9 1 . 800
2 7 . 17 5 8 . 1 0 . 7 2 9 1 . 800
2 8 . 17 5 8 . 1 0 . 7 2 9 1 . 8 0 0
2 9 . 18 6 2 . 1 0 , 7 7 9 1 . 8 0 0
30  . 19 6 4 . 7 0 . 8 1 2 1 . 8 0 0
31 . 19 6 4 . 7 0 . 8 1 2 1 , 8 0 0
3 2 . 20 6 8 . 9 0 . 8 6 3 1 . 8 0 0
3 3 , 2 H r -  — ----------6 8 . 9 0 . 8 6 3 1 . 8 0 0  ------—
3 4 . 20 6 8 , 9 0 . 8 6 3 1 , 8 0 0
3 5 . 21 7 3 , 1 0 . 9 1 7 1 , 8 0 0
3 6 . 22 7 5 . 2 0 . 9 4 3 1 . 8 0 0
3 7 . 22 7 5 . 2 0 . 9 4 3 1 . 8 0 0
3 8 , 23 7 9 , 0 0 . 9 9 1 1 , 8 0 0
3 9 . 23 7 9 . 0 0 . 9 9 1 1 . 8 0 0
40 . 24 8 3 , 1 1 . 042 1 . 8 0 0
41 . 24 8 3 . 1 1 . 042 1 . 8 0 0
4 2 . 25 8 5 . 8 1 . 076 1 . 8 0  0
4 3 . 26 8 7 . 4 1 . 096 1 . 8 0 0
44  . 27 8 9 . 8 1 . 125 1 . 8 0 0
4 5 . 27 8 9 , 8 1 . 1 2 5 1 . 8 0 0
46  , 28 9 1 . 5 1 . 1 4 7 1 . 8 0 0
4 7 . 29 9 3 . 9 1 . 178 1 . 8 0 0
4 8 . 30 9 6 . 3 1 . 208 1 . 8 0 0
4 9 . 31 9 8 . 1 1 . 230 1 . 80 0
50 , 32 1 0 0 . 0 1 . 254 1 . 8 0 0
51 . 32 1 0 0 . 0 1 . 2 5 4 1 . 8 0  0
5 2 . 32 1 0 0 . 0 1 . 2 5 4 1 . 8 0 0
5 3 . 32 1 0 0 . 0 1 . 254 1 . 8 0  0
5 4 . 32 1 0 0 . 0 1 . 25 4 1 . 8 0 0
5 5 , 32 1 0 0 . 0 1 . 2 5 4 1 . 8 0 0
5 6 . 32 10 0 . 0 1 . 2 5 4 1 . 8 0 0
5 7 . 32 1 0 0 . 0 1 , 2 5 4 1 . 80 0
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9*7-9
0 08 ‘ t tr&2* l 0*001 2£ *001
008* l frS2* 1 0*001 2£ * 66
0 08* l VS2 * l 0*001 2£ *86
0 08'  t * l 0 * GOT 2£ *¿6
008* l VS2* l 0*00t 2£ *96
008* l VS2 * l 0*001 2£ *G6
008 ‘ l V£.2‘ Ï. 0 * OO l 2£ * *6
0 08' l VS2 * l 0 * 0 0 l 2£ * £6
008* l VS2* l 0*001 ZZ * 26
0 08*1 VZZ  ' t 0*001 ZZ * 16
008* l VS2 * l 0 * 0 0 l ZZ *06
008* l * l 0*001 ZZ *68
008 * l ^£2* 1 0*001 ZZ *88
008* l frS2* 1 0*001 ZZ * ¿8
008* l V£2 ' l 0*001 ZZ *98
008* l V£2 * l 0*001 ZZ *S8
008* l fc£2* l 0*001 ZZ * V8
008*1 fr£2*l 0*001 ZZ ' £8
008 * t frS2* l 0 *00 l ZZ ' 28
008* l *S2 * l 0*001 ZZ * 18
008* l frS2' l 0*001 ZZ * 08
0 08 ‘ l V£2 * t 0*001 ZZ *66
008* l VS2 * l 0*001 ZZ *86
008*1 tr£2* l 0*001 ZZ *¿¿
008* l V£2 * l 0*001 ZZ *96
008* l VG2 * l o * oot ZZ *S¿
008* l frS2* l 0*'00l ZZ *
0 0 8 ’ \ V£2 ' l 0*001 ZZ *£¿
008* l fr£2 * l 0 ’ 0 0 t ZZ *2¿
008* t fr£2* l Q’ OQt ZZ * t ¿
008* t fr£2 * t 0*001 ZZ * 0¿
008* l fr£2 * l 0*001 ZZ *69
008* l VS2 * l 0*001 ZZ *89
008* l fr£2 * l 0*001 ZZ *¿9
008* l frS2 * l 0*001 ZZ *99,
0 08*1 VS2 * l 0*00t ZZ *S9
008* l VS2 * l 0*001 ZZ *fr9
008* l VS2 ' l 0 * oot ZZ * £9
008* l VS2 * t 0*001 ZZ *29
008* l V£2 * l 0*001 ZZ * 19
0 08*1 fr£2 * l 0*001 ZZ * 09
0 08*1 *S2' l 0 * 00 t ZZ *6S
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NINE PHASE MESH CONNECTED INVERTER - VOLTAGE/FREQUENCY TABLE
INVERTER LOAD PHASE SPAN = 4
Q (Hz) WAVEFORM NO % VOLTS PU DC VOLTS V/F RATIO
1 . 3 10 .4 0 . 130 8 .100
2. 6 21 .2 0.266 8 .100
3. 7 25. 4 0 .319 6 . 100
4. 9 31 ,4 0.393 5 .000
5, 10 33. 9 0.425 3 .50 0
6 • 11 38. 2 0.478 3 .500
7. 12 42. 2 0.529 3 .500
8. 13 43. 7 0.549 3 .500
9. 14 47. 9 0.600 3 . 500
10 . 15 51 .7 0.648 2 .700
11 , 16 53. 8 0.675 2 .700
12. 17 58. 1 0.729 n .700
13. 17 58. 1 0.729 2 .700
14. 18 62. 1 0.779 2 . 700
15. 19 64 .7 0.812 2 .700
16. 20 68. 9 0.863 2 .700
17. 20 68. 9 0.863 2 .700
18. 21 73. 1 0.917 2 .700
19. 22 75. 2 0.943 2 .700
20 . 23 79. 0 0 .991 2 . 700
21 . 23 79. 0 0,991 o .700
22. 24 83. 1 1 . 042 2 .700
23. 25 85. 8 1.076 2 .700
24. 27 89. 8 1 , 125 2 .700
25. 28 91 .5 1.147 2 .700
26. 29 93. 9 1 . 178 2 .700
27. 30 96. 3 1.208 o .000
28. 31 98. 1 1.230 2 .000
29. 32 100 .0 1.254 2 .000
30 . 32 1 00 .0 Î.254 2 . 000
31 . 32 100 .0 1.254 2 .000
32. 32 100 .0 1.254 2 .000
33. 32 100 .0 1.254 2 .000
34. 32 100 .0 1.254 2 .000
35. 32 100 .0 1.254 2 .000
36. 32 100 .0 1 .254 2 . 000
37. 32 100 .0 1.254 2 .000
38. 32 100 .0 1.254 2 .000
39. 32 100 .0 1.254 2 .000
40 . 32 100 .0 1.254 2 .000
41 . 32 100 .0 1.254 2 .000
42. 32 1 00 .0 1.254 2 . 000
43. 32 100 .0 1.254 2 .000
44 . 32 t o o .0 1.254 2 .000
45, 32 100 .0 1.254 2 .000
46. 32 100 .0 1.254 2 .0 00
47. 32 100. 0 1 .254 2 . 000
48. 32 100 .0 1 .254 2 .000
49. 32 100 .0 1.254 2 .000
50 . 32 100 .0 1.254 2 .000
51 . 32 100 .0 1.254 2 .0 00
52. 32 100 .0 1.254 2 .000
53. 32 100. 0 1,254 2 . 00 0
54. 32 100 .0 1.254 2 .0 00
55. 32 100 .0 1.254 2 .000
56. 32 100 .0 1.254 2 ,000
57. 32 100 .0 1.254 2 .000
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58. 32 100 . 0 1 .254 2 .000
59. 32 100 . 0 1.254 2 .00 0
60. 32 100 .0 1.254 2 .000
61 i - 32 100 . 0 1.254 2 .000
62. 32 100 . 0 1.254 2 .000
63. 32 100 . 0 1.254 2 .000
64 . 32 too . 0 1 .254 2 .00 0
65. 32 100 . 0 1.254 2 .000
66 . 32 100 . 0 1.254 2 .000
67. 32 100 . 0 1.254 2 ,000
68. 32 100 . 0 1.254 2 .000
69. 32 100 . 0 1.254 2 .000
70 . 32 too . 0 1.254 2 . 000
71 . 32 100 . 0 1.254 2 .000
72. 32 too . 0 1.254 2 .000
73. 32 100 . 0 1.254 2,.000
74. 32 100 . 0 1.254 2,.000
75. 32 100 . 0 1.254 2..000
76. 32 100 ,. 0 1 .254 2. 000
77. 32 100 ■. 0 1.254 2,,000
78. 32 100 , 0 1.254 2.,000
79. 32 100 , 0 1.254 2. 000
80 . 32 100 , 0 1.254 2. 0 00
81 . 32 100 ,. 0 1.254 2. 000
82. 32 100 , 0 1.254 2. 000
83. 32 100 ., 0 1.254 2. 000
84. 32 100 .0 1.254 2. 000
85. 32 100 .0 1.254 2. 0 00
86. 32 100 .0 1.254 2. 000
87. 32 100 .0 1 .254 2. 000
88. 32 100 .0 1 .254 2, 000
89. 32 100 .0 1.254 2. 000
90 . 32 100 .0 1.254 2. 000
91 . 32 100 .0 1.254 2. 000
92. 32 100 .0 1.254 2. 000
93. 32 - 100 .o — --- 1 v-254 2. 000
94. 32 100 .0 1.254 2. 000
95. 32 100 .0 1.254 2. 000
96. 32 100 .0 1.254 2. 000
97. 32 100 .0 1.254 2. 000
98. 32 100. 0 1.254 2. 000
99. 32 100 .0 1.254 2. 000
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6»7 Implementation of Pulse Addition Modulation
A new inverter modulation scheme specifically intended 
for implementation by digital technology has been presented 
together with the techniques and tools for its adaptation 
to particular applications. A case study of pulse addition 
modulation has been carried out where a resolution of 
288 bits/cycle was used. A set of waveform menus was 
computed for both three and nine phase inverters, using 
as the criterion for menu formulation, a low level of 
low order harmonic amplitudes in comparison to the 
fundamental spectral component amplitude. The better of 
these menus were then selected for implementation.
The next section will describe a digital modulation 
controller for nine phase ( and three phase ) inverters, 
which employs a microprocessor that uses look-up table 
techniques, and a specialised inverter interface circuit, 
to control the inverter according to the modulation 
strategy required.
The modulation controller can implement any of the 
waveform menus 1 to 8 just described, although J_t has 
been determined that menus 1,3 and 7 are the most desirable 
to use. Section 8 describes some of the practical results 
obtained using this modulation controller.
To clarify the possible modes of load connection to 
a nine phase inverter, please refer to figure 6.1 following. 
The nine phase inverter terminals are represented by nine 
points evenly distributed around the circumference of a 
circle. The two terminal load elements are represented 
by the chords that join the inverter terminals.
It is clear from figure 6.1 that a nine phase inverter 
can support both three and nine phase star and mesh 
connected loads. Of special interestis figure 6.1e, that 
illustrates how a nine phase mesh connected load can be 
supplied from only six p h a s e s . T h i s  configuration has
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the advantage that it requires only six half-bridge 
inverters to drive it, instead of nine.
Pulse addition modulation is also adaptible to this 
mixed mesh connection. To construct a suitable waveform 
menu, it is necessary to compute the harmonic amplitudes 
for both the phase spans involved, and to evaluate the 
PHD computed from their sum. To date, the construction 
and testing of mixed mesh pulse addition modulation 
waveform menus has not been attempted.
6-52
3
a) Three phase star connection b) Three phase delta connection
e) Nine phase mixed mesh connection
Figure 6.1 Some Possible Load Interconnections With Nine Phase Inverters.
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7.0 DIGITAL MODULATION CONTROLLER
A microprocessor based modulation controller has been 
developed that is capable of supplying an associated inverter 
with the appropriate gating signals to produce pulse 
addition modulated waveforms.
The controller is designed to operate with either a nine 
phase inverter, or up to three synchronised, but phase 
displaced, three phase inverters. ---
The controller specifications are listed in table 7.1.
The prototype controller was constructed using a Z80
microprocessor starter kit manufactured by SD Systems. and
. . .  (8 )
a custom designed inverter interface circuit.
Throughout the design and development of the controller, 
the keynote has been flexibility with respect to the 
modulation strategies that can be implemented by the 
controller. In keeping with this goal, all the parameters 
that define the modulation strategy have been committed to 
data tables in the microprocessor memory. Several benefits 
flow from this approach, these chiefly being :
1. There is no computational load on the microprocessor
uniquely associated with particular modulation strategies. 
The microprocessor is required only to select data from 
tables and to transfer it to the inverter interface 
circuitry when required. Thus the microprocessor is 
substantially free to perform inverter monitoring, 
protection and user information tasks as well as inverter 
c o n t r o l .
2. Due to the low essential duty load, only a general 
purpose microprocessor and associated circuitry is 
required.
3. The modulation strategy design is performed off-line 
and once only, and subsequently committed to data tables.
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Thus the controller's computational power imposes no 
limit on the complexity of the modulation strategy that 
is to be implemented, save that of the information format 
of the data tables, ..
3. The modulation strategy to be performed by the
controller is easily changed by the simple exchange of the 
data table memory element.
A detailed description of the modulation controller follows, 
which represents the current evolutionary state of the same. 
Further development and refinement is occurring to meet the 
needs of the research projects that utilise the controller.
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Table 7.1 Specifications of Digital Modulation Controller.
Frequency range :
Voltage range :
Frequency slew rate :
Voltage slew rate :
Waveform resolution : 
Load configurations :
Phase rotation : 
Frequency control :
Voltage control :
1 Hz to 100 Hz in 83 steps of
1 Hz from 1 Hz to 65 Hz
2 Hz from 65 Hz to 91 Hz
3 Hz from 91 Hz to 100 Hz
Fundamental spectral component 
amplitude is determined by data 
tables, but is generally 
0% to 64-% of DC supply voltage 
measured between DC midpoint and 
inverter output line.
Voltages available in up to 72 
steps whose magnitudes are also 
determined by data tables.
Programmable from 1 Hz/328 secs to 
100 Hz/sec. Maximum slew rate is 
less at low frequencies when voltage 
variation is also occuring.
2 voltage steps per cycle of 
inverter output waveform.
1.25 degrees or 288 intervals/cycle.
3 phase star or mesh connected.
9 phase star or mesh connected.
Unidirectional.
Selectable to either by keyboard 
entry or by external analogue signal.
Selectable to be either independent 
from same command source as frequency 
or coupled to frequency via data 
table voltage/frequency characteristic 
7-3
H l C R O P R Q C E S S O R - B A S f  D I M V i R T F R  MODUL AT I  Oll  COUT ROLLE R BLOCK D I A C R A M
Figure 7.1
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1. 'COMMAND ENTRY DATA' display shows value of last command 
variable altered by keyboard entry.
2. 'VOLTAGE' is displayed as a percentage of the maximum voltage 
available in this modulation scheme and refers only to the 
amplitude of the output fundamental spectral component. This 
method caters for.different inverter load topologies and DC 
supply voltages where the absolute value of voltage varies.
3. 'RAMP TIME' is the time delay injected between the execution of 
each change in inverter output, thus setting a limit to how 
quickly the modulation controller responds to a change in 
frequency or voltage set-points.
4-. 'PRESET' refers to a value of output frequency which may be 
set without the controller responding to it until the 'GO' 




7.1 Description of Microprocessor Circuit.
Figure 7.1 contains a general block diagram of the 
prototype digital modulation controller, the upper portion 
of which encompasses the general structure of the micro­
processor circuit. It is not proposed to give here an in 
depth description of the same, but merely to familiarise 
the reader with the essential aspects of the modulation 
controller circuitry. For further details, the reader is 
referred to the Z80 starter kit operations m a n ual,0 * and 
the Zilog data b o o k ^
The computational power of the controller resides in the 
Z80 microprocessor whose impetus is provided by the system 
2 MHz crystal oscillator.
Four distinct memory elements are included, these being 
a 2 kilobyte ROM containing the starter kit monitor software, 
a 2 kilobyte EPROM containing the modulation controller 
program, another 2 kilobyte EPROM containing the modulation 
data tables, and finally 1 kilobyte of static read/write 
memory. The starter kit monitor software is normally not in 
use, but has been retained t_o provide fault finding and 
debugging capability in the controller. On microprocessor 
initialisation, a switch is interrogated to determine 
whether the monitor program or the modulation controller 
program is to be executed. The modulation data tables have 
been placed on a separate memory circuit to the controller 
program to facilitate simple exchange of modulation strategies 
in the controller.
The modulation controller user interface consists of a 
numeric keypad for data and command entry, and a six digit, 
seven segment LED display which informs the user of the 
current state of the inverter control. Figure 7.2 details 
the functions of both keyboard and display.
The display and keyboard share common address latches, 
and so the microprocessor must multiplex the display of each
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digit with the scanning of the keyboard. This imposes an 
unfortunate load on the microprocessor, which nonetheless 
does not impair the performance of the modulation controller. ~-r 
A good indicator of microprocessor overload is therefore 
the presence of display flicker ( other than that normally 
expected from stroboscopic interaction with lighting ), or 
in extreme cases, the absence of a display altogether.
External analogue signals are sensed via two 8 bit binary 
analogue to digital converters. These were not included in 
the starter kit but were added later so that the modulation 
controller could be incorporated into conventional analogue 
control regimes.
Modulation controller timing is provided by a four channel 
c o u nter/timer integrated circuit. Only two channels are at 
present utilised, the first generating real time interrupts 
for the microprocessor, and the second providing a program 
controlled pulse train that clocks the inverter interface 
circuit and hence determines the inverter output frequency.
The latter function requires that the counter be supplied 
with a 1 MHz clock signal, which is achieved by dividing 
the system clock by two as shown in the block diagram.
Communication with the inverter interface circuit is 
implemented using a parallel input/output integrated circuit 
which provides two programmable eight bit ports, each with 
two associated status lines. The signals communicated are:
1. Eight data lines which carry the waveform bit pattern 
to the interface circuit a byte at a time.
2. A data ready line which informs the interface circuit 
that fresh data is available from the microprocessor.
3. A data strobe line is generated by the inverter 
interface circuit every eight clock pulses ( ie the 
programmable clock, not the system clock ). This 
signal interrupts the microprocessor which updates 
the information that keeps track of the inverter 
output waveform, and also sets up fresh waveform 
data on the data lines described above.
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4-. An output enable line is supplied by the micro­
processor which is used to prevent the output of 
inverter gating pulses until a complete waveform 
bit pattern has been loaded into the inverter interface 
circuit on system initialisation.
5. The programmable frequency pulse train generated by 
the counter/timer circuit is transmitted to the 
inverter interface circuit as a timebase for the 
inverter output frequency.
In addition to the above inverter interface signals, 
other input lines are used to sense the state of two mode 
switches. The first of these determines whether the 
modulation controller is to derive its frequency and voltage 
set-points from the keyboard or from the A/D converters.
The second switch tells the controller whether the inverter 
output voltage is to be varied independently of inverter 
output frequency, or is to be coupled to frequency via 
a programmed voltage/frequency characteristic contained in 
the modulation data tables.
7.2 Description of Inverter Interface Circuit.
The lower portion of figure 7.1 contains an elementary 
block diagram of the inverter interface circuit. Detailed 
circuit diagrams of this and the microprocessor circuit 
can be found in appendix C.
The heart of the inverter interface is a shift register 
that is 14-4- bits, or half an inverter output wavelength 
long. The shift register is clocked by the programmed 
clock signal provided by the microprocessor. An eight bit 
segment of the shift register is loaded with parallel data 
from the microprocessor under the control of the data 
transfer logic.
When the shift register is not being loaded, inverted 
serial data is shifted into one end of the shift register 
from the other end. Consequently only waveforms with half­
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wave symmetry can be accommodated by the inverter interface 
circuit. Shrewd mathematicians amongst the readership will 
also have deduced that the inverter output frequency is 
obtained by dividing the clock frequency by twice the length 
of the shift register, that is 288.
A divide by eight counter produces the signal that is 
sent as a data strobe to the microprocessor, and which also 
serves as a synchronising pulse for the loading of parallel 
data into the shift register.
The data transfer control logic simply serves to gate the 
parallel loading of shift register data whenever the data 
ready line from the microprocessor is active and the byte 
synchronising pulse from the divide by eight counter is 
p r e s e n t .
Nine evenly phase distributed bit streams are available 
from the shift register as basic information for inverter 
gating. These signals are passed through nine sets of 
output logic and buffering circuits. Each such circuit 
splits the serial bit stream into two complementary signals, 
as required to gate the upper and lower switches in an 
inverter arm so that they operate in anti-phase. Provision 
is also made to delay the leading active edge of each 
complementary pair of bit streams, so that transistorised 
inverters can be operated successfully. In such an inverter, 
one transistor of a pair must be allowed to switch off 
before its partner is switched on, so that short circuit 
current surges do not occur. Thyristor inverters however 
do not require this feature since the usual method of 
commutation for an active thyristor is to switch its 
partner thyristor on, thus allowing the commutation circuit 
to operate.
The output buffers are designed to transmit the serial 
bit streams to the inverter only if the output enable line 
from the microprocessor is active. This feature allows the 
inverter to be rendered idle under program control during 
system initialisation and in the event of a fault being
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Finally nine sets of suitably conditioned complementary 
inverter gating signals appear at the output of the inverter 
interface circuit. In fact, the signals are not signals as 
such, but are open-drain field effect transistor outputs 
designed for use with opto-couplers in the inverter.
No phase rotation reversal circuitry has been included 
in the interface, but its addition would be a relatively 
simple matter. An additional signal would be required 
from the microprocessor to select the direction of phase 
rotation in the interface.
The angular resolution of the modulation controller can 
be increased to any desired level by the insertion of 
shift register stages between the phase output points, for 
which provision has been made in the design of the inverter 
interface circuit. The microprocessor software would have 
to be revised to accommodate the additional storage required 
for each waveform, and it must be borne in mind that the 
maximum output frequency of the inverter would decrease 
in proprtion to the resolution increase because the 
controller's ability to track data bytes has an- upper'' 
frequency limit of about 4-000 by tes/second. If this limit 
is exceeded, microprocessor interrupt overlap would occur, 
with a resulting loss of control.
detected by the microprocessor.
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This section describes the essential aspects of the 
program that is executed by the microprocessor in the 
digital modulation controller.
The description given will consist largely of program 
flowcharts, these being much easier to understand than long 
written program descriptions. For more detailed information 
as to program structure and operation, the reader is 
referred to the Z80 assembly language program listing in
appendix B. The listing has been liberally endowed with 
comments to aid in understanding of program operation.
Figure 7.3 shows the overall structure of the modulation 
controller software. Two interrupt servicing routines are 
provided, the first providing a time-base for program 
execution, and the second providing synchronous tracking of, 
and data transfer to the inverter interface circuit.
The bulk of the controller software consists of a sequence 
of application program modules that are executed in a 
cyclic fashion. The application modules are in the form of 
subroutines that are called from what is termed the ’base 
level' program which resides in read/write memory. This 
program consists simply of a sequence of subroutine calls 
to the application modules. Being in read/write memory 
means that the subroutine call addresses and the call opcodes 
can be modified, thus allowing application modules to have 
multiple alternative entry points and to be activated or 
deactivated.
A package of 'executive' subroutines and macros is 
provided which allows the application program writer to 
take advantage of the-above features, to implement an 
efficient real-time multi-tasking software structure.
The author claims no credit for the operating principles 
of this executive utility package which is based upon his
7.3 Modulation Controller Software Description.
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experiences in industry, but does lay claim to this 
particular adaptation of those same principles.
The functions able to be performed by the executive 
utility package include :
- Constructing the base level programs in read/write 
memory.
- Modifying the entry points of program modules.
- Enabling or disabling program modules.
- Causing program modules to run at regular or variable 
time intervals.
- Inserting time delays in program modules without 
delaying the execution of other program modules.
- Examining the execution status of application modules.
Each application module written for the modulation 
controller serves basically a single function. The majority 
of these modules are explained in the flowcharts to be 
found on the following pages.
The name of each module is written at the head of each 
flowchart so that reference to program listings is 
simplified. Most references to executive utilities- are 
clearly marked on the flowcharts, all executive mnemonics 
starting with the letters 'EP'.
Immediately below the title of each flowchart is a brief 
description of the application module's position within 
the modulation controller software and any conditions under 
which it executes.
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Ct N E R AL  A R R A N C F M L N T  OF D I G I T A L  M O D U L A T I O N  C O N T R O L L I ' R S O F T W A R E
Ç  EPCLCK̂ )
___L _
G E D
REAL TIME CLOCK INTERRUPT 
SERVICE ROUTINE





INVERTER INTERFACE DATA TRANSFER 
INTERRUPT SERVICE ROUTINE
Update waveform position counter. 
Output next waveform data byte 

















ON To module 3
|To other modules
J
MAIN MODULATION CONTROLLER PROGRAM
System initialisation
Call base level program located 
in read/write memory
Application program modules.
- can be switched on or off.
- can have alternative entry and 
exit points.
Modules include:
- Controller operating mode 
selection
- Response time adjustment
- A/D converter servicing
- Keyboard scanning .
- Frequency control
- Voltage control
- Waveform data selection
- Display multiplexing
Return from base level program. 




Initialise microprocessor stack pointer.
Initialise interrupt register with 
interrupt vector table address and 
set 280 interrupt mode 2.
Initialise inverter interface clock 
and start at lowest output frequency.
Initialise real-time ciock to time out 
and interrupt microprocessor every 
5 milliseconds.




Set up base level program in read/write 
memory.
Load modulation controller key variable 
initial conditions into read/write memory.
Activate waveform loading routine to 
initialise inverter interface circuit 
and enable inverter gating signals.
Execute base level program cyclically.
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w
Is KBD/AD mode switch set to 
keyboard input mode?
C O N T R O L L E R  MODE S C L P C T I O H  PROGRAM
( C a l l e d  f r o m  b a s e  l e v e l  p r o g r a m . )
Is A/D servicing program busy?
If busy, wait until next pass.
If not busy, disable A/D 
servicing program.
Switch on keyboard sevicing programs
Are the keyboard servicing 
programs busy?
If busy,„.wait until next pass.
If net busy, disable keyboard 
servicing programs.
Switch on A/D servicing program.
Return to base level program.
7 - 1 5
A/D SERVICING PROGRAM TO TMPUT FREQUENCY 
AND VOLTACF. RHFRLMCF VALULS 
(Called from base level program and 
enebled or disabled by mode selection.)
Is the A/D interface busy?
Return to base level program if busy.
Select frequency reference signal and 
start A/D conversion process.
Modify program entry point to here.
Is A/D conversion complete?
Return to base level if not ready.
Fetch converted analogue value.
Convert to internal data format via 
linearising data tables and store as 
frequency reference.
Is the A/D interface busy?
Return to base level program if busy.
Select voltage reference signal and 
start A/D conversion process.
Modify program entry point to here.
Is A/D conversion complete?
Return to base level program if not ready 
Fetch converted analogue value.
Convert to internal data format via 
linearising data tables and store as 
voltage reference.
Restore program entry point to 
top of module.
Return to base level program.
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V J
KEYBOARD SERVICTNC PROCRAM FOR IMMEDIATE 
VOLTAGE AND EREQUENCY CONTROL 
(Called from base level program and 
enabled or disabled by mode selection.)
Any change of state in bottom row of keys? 
Return if not.
Wait for key debounce.
(Returns to base level program in meantime.)
Scan bottom row of keys for depressed key 
^identity.
Increment or decrement voltage or frequency 
reference values according to key identity.
Restore program entry point to top 
of module.
Return to base level program.
KEYBOARD SERVICING ROUTINE FOR PRESETTING 
AND EXECUTION OF FREQUENCY REFERENCES 
(Called from base level program and 
enabled or disabled by mode selection.)
Any change of state in second row of keys? 
Return if not.
Wait.for key debounce.
(Returns to base level program in Meantime.)
Scan second row of keys for .depressed key 
identity.
Load preset frequency reference value or 
execute according to key identity.
Restore program entry point to top 
of module.




Ç  RETURN̂ )
KEYBOARD SERVICING PROGRAM TO ADJUST 
• MODULATION CONTROLLER RESPONSE TIMING 
(Called from base level program.)
Any change of state in third row of keys?
Return if not.
Wait for key debounce.
(Returns to base level program in meantime.)
Scan third row of keys for depressed key 
identity.
Decrement, increment, halve or double 
response timing according to key identity.
Restore program entry point to top 
of module.
Return to base level program.
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FREQUENCY CONTROL PROCRAM
(Called from base level program.)
Causê program to execute its function 
at regular intervals as set by response 
timing program.
Return to base level program otherwise. 
Modify program entry point to here.
Is actual voltage equal to reference?
Return to base level if not.
IS actual frequency equal to reference?
Modify actual frequency value by one 
increment in the appropriate direction 
within the limits set in data tables.
Select correct control word and time 
constant for counter/ timer peripheral.
To cover the frequency range, three modes 
of operation are used:
1. Count system clock with 256 prescaling.
2. Count system clock with 16 prescaling.
3. Count external clock without prescaling
Load counter/timer.
Restore entry point to top of program.
Return to base level program.
7-19
VOLTAGE CONTROL PROGRAM
(Called from base level program.)
Is voltage control mode switch set 
to frequency dependent position?
Fetch voltage value corresponding to 
actual frequency from V/F table and 
store as voltage reference.
Is actual voltage equal to reference?
Modify actual voltage value by one 
increment in the appropriate direction 
within the limits set in data tables.
Set waveform selection request flag.
Activate waveform selection program.
Return to base level program.
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WAVEFORM SELECTION PROCRAM 
(Called from base level program 
when activated by the voltage 
control program.)
Clear waveform selection request flag.
Fetch actual voltage increment number, 
multiply by waveform data storage length 
(18 bytes), and add to the base address 
of the waveform data table to yield 
storage address of required waveform. 
Store this address for later reference.
Modify program entry point to here.
Is waveform data currently being 
transferred to the inverter interface?
If so, return and wait. ..
Fetch address of waveform data and 




Set waveform data transfer flag.
Restore program entry point to top 
of module.
Has the waveform selection request flag 
been set again?
If so, return to base level program. 
Selection will be performed on next pass
Program deactivates itself.




WAVEfORH DATA TRAHSfFR PROCRAM 
(Interrupt driven to synchronise with 
. inverter interface circuit.)
Save microprocessor registers on stack.
Increment waveform position counter.
If it exceeds 17, reset to -18.
(This is because one wavelength equals 
36 bytes.)
Is the waveform data transfer flag set?
Fetch the address of the waveform data 
to be transferred.
Using the waveform position counter 
as an index, pick out the correct 
data byte to transfer, and if necessary 
complement it. (Only half wavelength is 
stored in inverter interface, being 
complemented every half cycle.)
Output data byte to inverter interface. 
Increment bytes transferred counter.
Have 18 bytes been transferred?
Reset bytes transferred counter.
Clear waveform data transfer flag.
Activate inverter interface output 
enable signal.
Restore microprocessor register 




The digital modulation controller described in section 7 
was coupled to a transistor-inverter so that some tests 
could be performed to determine the success or otherwise 
of the pulse addition modulation technique.
After some considerable difficulty with the inverter " 
circuitry, which was itself only newly developed, some tests 
were performed with various inverter loads. These included 
resistors and a three phase squirrel cage induction motor.
It was the author's intention to also test a nine phase 
induction motor, but unfortunately it was not possible 
to conduct satisfactory trials in time to; _
include the results here. Suffice to say that the nine 
phase induction motor was run successfully under light 
load using a nine phase inverter with pulse addition 
modulation. However the motor consumed only magnetising 
current under such conditions, and the spectrum of current 
harmonics was therefore not very flattering.
However the results of tests using three phase inverter 
loads are presented here. Since the harmonic content of 
the inverter output was of primary concern, the tests were 
restricted to the taking of spectral analyses of the 
currents flowing in the load elements. The instrumentation 
used to achieve this consisted of a current-probe, a 
Hewlett Packard 3581A Wave Analyser, and an X-Y plotter.
The currents analysed were sampled at inverter frequencies 
5Hz, 20Hz, 35Hz, and 51Hz, with the modulation controller 
set to couple the inverter output voltage to frequency.
The range of spectral analysis was set to encompass 
frequencies up to one hundred times the inverter output 
frequency.
Oscilloscope traces accompany each spectral analysis 
of inverter load element current.
8.0 SOME PRACTICAL RESULTS OF INVERTER OPERATION
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To confirm that the inverter was producing pulse 
addition modulated output waveforms, whose harmonic 
content agreed with that calculated in section 6, the 
inverter was connected to a three phase delta resistive 
load. The harmonic spectrum of the current flowing in 
one of the resistors was then measured. The total spectral 
analyses are to be found overleaf, and the comparison 
between theoretical harmonic amplitudes and those measured 
in practice, is tabulated below.
Table 8.1 Theoretical and Actual Inverter Output Spectra. 
Pulse Addition Modulation - Waveform Menu 1 
(All values expressed as % of fundamental)
8•T Three Phase Resistive Inverter Load Test.
Harmon i c No 5 7 11 11 17 19_
Waveform 7 (a) 5Hz
Theory 10% <1% <1% <1% <1% <1%
Actual 11.2% 7.9% 2% 2% 8.9% 2.5%
Waveform 16 20Hz
Theory <1% 3.6% 3.6% <1% <1% 3.6%
Actual 1.9% 1% 6.3% 1.3% 1.1% 7.9 %~
Waveform 26 <§> 35Hz
Theory 4.4% 2.2% <1% 2.2% 4.4% 4.4%
Actual 5.6% 7% 0.3% 4.5% 5.6% 5%
Waveform 40 51Hz (Quasi -square w a v e )
Theory 20% 14% 9% 7.7% 5.9% 5.3%
Actual 20% 14% 9% 7.7% 5.9% 5.3%
The only set of theoretical and actual harmonic amplitudes 
that coincide are those for the quasi-square wave inverter 
output. Because of this, one can be confident that the 
practical harmonic amplitude measurements are accurate.
The results for the modulated waveforms are close, but 
are in practice less ideal than in theory.
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The exact cause of the discrepancy between the harmonic 
levels in theory and in practice is not clear. A prime 
suspect is the time delay that is necessary between the 
switch-off and switch-on of partner upper and lower 
transistors in each of the half-bridge inverters that 
constitute the three phase inverter used here. This time 
delay is approximately of 50ys duration, and its effect 
becomes significant in heavily modulated waveforms.
One would also expect that the effect of this time delay 
would also become more pronounced at higher inverter 
output frequencies, where it is a greater proportion of 
inverter output wavelength. Notice however from table 8.1, 
that the discrepancy between theory and practice is greater 
at lower frequencies. It is for this reason that the 
author is not certain as to the cause of the discrepancy.
In general, the theoretical and practical results are 
close enough to inspire confidence that the inverter can 
produce the desired output when controlled using pulse 
addition modulation.
Further inspection of the current harmonic spectra 
reveals that the pulse addition modulated .waveforms used 
for these tests have reduced only those harmonics specified 
in the criterion used for their selection, that is, 
harmonics 3 to 19 inclusive. (See section 6.3) It is 
therefore apparent that the number of harmonics used in 
the waveform selection criterion needs to be increased.
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8 • 2 Three Phase Induction Motor In verter Load T e s t .
Having established that the inverter was correctly 
producing pulse addition modulated waveforms without 
unduly corrupting the output harmonic spectrum, some trials 
were conducted using a three phase squirrel cage induction 
motor as the inverter load. Tests were conducted with the 
motor connected both in delta and star configuration.
Harmonic spectral analysis was performed on the motor 
stator current at each of the inverter output frequencies, 
5Hz, 2 0 H z , 35Hz and 51Hz, and for both types of motor 
connection. The results are plotted further on, and also 
appear in table 8.2.
The motor employed for these tests has the following 
nameplate details: .
Manufac t u r e r : 
Frame:
P h a s e s :




Cu r r e n t :







4 0 0 M 4 0  Star
3.3 Amps 
E
This motor was coupled to a 1.25kW shunt DC generator 
and a tacho-gen er a t o r . The generator was not excited 
during the tests, so the motor was subjected to only 
the frictional and inertial load of this arrangement.
Table 8.2 containing the results of these tests in 
abbreviated form follows. For convenience, the results 
obtained with the resistive load as described in the 
previous section, are also included.
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Table 8.2 Inverter Output Spectra for Real and Complex Loads. 
Pulse Addition Modulation - Waveform Menu 1 
(All amplitudes expressed as % of fundamental)
Harmonic No 5 7 11 1_3 1 1 19
Waveform 7 5Hz
Theory 10% <1% <1% <1% <1% <1%
Resistor 11.2% 7.9% 2% 2% 8.9% 2.5%
Delta Motor 20% 20% 6% 6% 8% 6%
Star Motor 20% 12.6% 4.5% 1.6% 7% 4.5%
Waveform 16 20Hz
Theory <1% 3.6% 3.6% <1% <1% 3.6%
Resi stor 1.9% 1% 6.3% 1.3% 1.1% 7.9%
Delta Motor 4.5% 6.3% 7.9% 2% 1.8% 2.5%
Star Motor 1.8% 3.5% 5% 0.7% 0.4% 1.8%
Waveform 26 @ 35Hz
Theory 4.4% 2.2% <1% 2.2% 4.4% 4.4%
Resistor 5.6% 7% 0.3% 4.5%. 5.6% 5%
Delta Motor 11.2% 8% 3.2% 3.2% 2.8% 1.6%
Star Motor 8.9% 3.5%
00• 1.8% 1.6% 0.8%
Waveform 40 (a) 51 Hz _
— ------------ --- —
Theory 20% 14-% 9% 7.7% 5.9% 5.3%
Resistor 20% 14% 9% 7.7% 5.9% 5.3%
Delta Motor 31% 12.6% 7.5% 5.3% 4% 3.2%
Star Motor 17.8% 7.9% 4.5% 3.5% 2.2% 1.8%
The results tabulated above for the stator current 
harmonics in the inverter driven squirrel cage induction 
motor are disappointing in that they show no appreciable 
improvement over those measured in the resistive inverter 
load, and are quite often of a higher magnitude than 
predicted by theory. •
The reasons for this disappointing performance are 
t w o f o l d :
1. The electrical circuitry of the transistor-inverter
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needs to be refined to optimise its dynamic behaviour, 
particularly with reference to complex inverter loads. 
It was noted with some trepidation that the inverter 
DC supply current exhibited lightly damped oscillation 
at every instance of inverter switching action. This 
behaviour must affect the output of the inverter in 
a detrimental way.
2. An induction motor is not a passive inverter load,
in that the stator windings each produce a back e.m.f. 
with its own harmonic spectrum. This spectrum is a 
product of the electrical and mechanical parameters 
of the induction motor.
This back e.m.f. interacts with the applied e.m.f. 
from the inverter ( see section 2.2, case 3), and 
results in harmonic currents which are not a product 
of inverter modulation alone.
The delta motor is the most severe example of this 
effect, where triplen harmonic currents circulate 
in the stator windings. This occurs because all the tr­
iplen harmonic back e.m.f.s in the three phases are 
in-phase and therefore are additive. Only the motor 
impedance prevents this current from becoming large.
Examination of the spectral plots of current harmonics 
on the preceding pages, reveals that many of the higher 
harmonics, especially in the range 23rd to 37th inclusive, 
have quite high amplitudes. Only beyond this range does 
the filtering action of the motor become apparent. It is 
therefore proposed that the waveform selection criterion 
be modified to incorporate harmonics 3 to 37 inclusive.
Furthermore, the oscilloscope current traces for the 
induction motor indicate that the resolution of the 
modulation (bits/cycle) is too coarse, allowing currents 
to build to unacceptable levels at low frequencies.
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9.0 SUMMARY AND RECOMMENDATIONS
The thesis began with a discussion about the basic 
principles of inverter modulation, from which it was 
concluded that the most desirable .output AC waveform is 
one with a variable fundamental amplitude and a low 
harmonic content
The behaviour of harmonics in polyphase systems was 
examined in order that a common theoretical basis for the 
analysis of harmonics in such systems could be established.
It was demonstrated that the harmonics in any polyphase 
system could be computed by simply considering the 
harmonics in only one line voltage of such a system, and 
then applying a transformation to the result to convert it 
to the polyphase result. The formulation of the transform­
ation was given for both star and mesh connected polyphase 
systems.
The transformations allow any Q-phase inverter to be 
broken down into Q single phase half-bridge inverters. The 
design or analysis of any polyphase modulation scheme may 
then be performed by consideration of only the single 
phase case in conjunction with t-he judicious use of the 
polyphase transformations. .
Consideration of the minimisation of total harmonic 
distortion in inverters produced some surprising results. 
For single phase half-bridge inverters, THD is minimised 
if the inverter is producing a square wave.
To minimise THD in polyphase inverters, two conclusions 
were d r a w n :
1. Inverter output waveforms with quarter wave symmetry 
form the locus of waveforms with minimum THD.
2. THD is directly affected by the number of phases in 
a polyphase inverter and the topology of the load 
connected to it. Mesh connected inverters with line
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to line phase displacement as close as possible to 
133.56 degrees produce the lowest THD.
With respect to the last point, three phase delta 
connected inverters are well placed to produce low THD 
output waveforms.
Two known modulation schemes were examined and 
recommendations given for their application to polyphase 
inverters. These were the modulation schemes for the 
elimination of specific harmonics, and the well known 
pulse width modulation (PWM).
It is concluded that pulse width modulation performs 
extremely well with respect to the control of inverter 
output harmonics, but that its implementation in 
polyphase inverters is frought with technical difficulties.
A new type of modulation scheme, called "Pulse Addition 
Modulation", was postulated. This scheme is designed 
specifically for implementation using digital techniques. 
The inverter waveform is represented as a string or 
pattern of binary digits or bits. By using an appropriate 
computer alcfbrithm, a~set of waveform bit patterns- is" "
computed which best satisfies some arbitrary performance 
measure. The nomenclature used in this thesis has been 
to term the set of waveforms a "waveform menu", and the 
performance index the "waveform selection criterion".
A particular example of pulse addition modulation was 
chosen to demonstrate the methods used in bringing the 
modulation scheme to the operating stage. En-route to 
its implementation, a considerable number of computer 
programs were developed to design and analyse the 
modulation scheme.
A microprocessor-based digital modulation controller 
was also designed and built, and has proven to be 
successful in operation.
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The example of pulse addition modulation was implemented 
and tested. The test results proved the scheme to not be 
as effective in controlling harmonics as at first hoped.
The disappointing results were principally due to the 
rather coarse parameters chosen for the example of 
pulse addition modulation tested. Two parameters appear 
to be critical to the success of pulse addition modulation 
as a viable inverter modulation scheme, these being the 
formulation of the waveform selection criterion, and the 
resolution (bits/cycle) of the waveform bit patterns.
Therefore the following recommendations are made for 
future work on this modulation scheme:
1. The effect of increasing the waveform bit pattern 
resolution should be investigated with a view to 
obtaining some guidelines as to the optimum resolution.
2. The waveform selection criterion should be modified
to cause the reduction of a greater number of harmonics. 
It appears from the practical results of section 8, 
that harmonics as high as the 37th need to be further 
reduced.
The selection criterion should also reflect the 
nature of the load that the inverter is supplying.
A paper by Buja and Indri.^^) ^as formulated a 
performance index for inductive loads which may be 
of use in this endeavour.
3. The digital modulation controller should be modified 
to cope with larger numbers of bits/cycle. It was 
mentioned in section 7 that this would pose a more 
severe upper frequency limit on the inverter’s 
operation. But the speed of microprocessors is 
increasing by leaps and bounds as their technology 
is refined, so the frequency limit can be largely 
offset. The extra memory required to store the larger 
waveform menus should also not prove to be a problem.
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APPENDIX A - Listings of Programs Used for Modulation 
Design and Analysis.
A.l BASIC Program for Specific Harmonic Elimination A-2
A . 2 FORTRAN Program to Calculate Harmonic Analysis
of Pulse Width Modulated Waveforms A-5
A . 3 FORTRAN Subroutines to Plot Harmonic Analyses A-7
A . 4- FORTRAN Program to Select Pulse Addition
Modulated Waveforms to Construct Waveform Menus A-10
A . 3 FORTRAN Program to Plot Pulse Addition Modulated
Waveforms as Used in Nine Phase Inverters A-13
A . 6 FORTRAN Program to Compute Voltage/Frequency
Characteristics for Nine Phase Inverters Using 
Pulse Addition Modulation A-15
A-l
0001 REM PROGRAM FOR THE SELECTIVE ELIMINATION OF HARMONICS
0002 REM FROM INVERTER WAVEFORMS - BASED ON THE METHOD OF PATEL
0003 REM l HOFT (IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS MAY/JUNE 1973)
0004 REM
0005 OPEN FILE13,1],’$LPT’
0010 DIM R[10),H1[101 
0020 LET P=3,14159
0025 LET E=.Q«01 -
0030 PRINT ’PROGRAM FOR SELECTIVE ELIMINATION’
0040 PRINT "OF HARMONICS FROM INVERTER WAVEFORMS’
0050 PRINT
0060 INPUT ’NO OF HARMONICS FOR ELIMINATION? ’,N
0062 IF N<=0 THEN GOTO 20 0 0
0065 DIM HlN],AIN],AliN],FUN,N],F2[N,N3,FiN]
0076 PRINT ’WHICH HARMONICS? ",
0080 MAT INPUT H[N,1)
0085 FOR 1=1 TO N
0086 IF HtI3(=0 THEN GOTO 2008 
«087 NEXT I
0090 PRINT ’ENTER ANGLES 8<X<98 DEG >’,
110« MAT INPUT AIN,!]
0102 FOR 1=1 TO N 
0184 LET AlIMIIltP/188 
0105 NEXT I
0110 INPUT "ENTER 'HALF' OR 'FULL' BRIDGE)’,T$
6115 LET 11=0
0119 REM
0120 REM CALCULATION LOOP BEGINS HERE
0121 REM - - - - - - ­
0125 IF T$=’HALF’ THEN GOTO 0158 .
0130 IF T$=’FULL’ THEN GOTO «308
0140 PRINT T$j’ IS NOT A VALID INPUT’
0145 GOTO «118
0147 REM
0148 REM CALCULATION FOR HALF BRIDGE
0149 REM
0150 LETK=r - --------  -  ----
8160 FOR 1=1 TO N
0170 LET FII1=1
8180 LET K=1





0240 IF ABSiFCIlXE THEN GOTO 0268
«25« LET X=1
0260 NEXT I
0270 IF X=6 THEN GOTO 0888 
0280 GOTO 0568
0289 REM
0290 REM CALCULATION FOR FULL BRIDGE
0291 REM
0300 LET X=8 
0310 FOR 1=1 TO N 
0320 LET F[I]=0
0330 LET K=-l






0390 IF ABSIFIIIKE THEN GOTO 0411 
0401 LET X=1 
0410 NEXT I
0420 IF X=0 THEN GOTO 0800
0489 REN
0490 REM LINEARISE AND SOLVE FOR NEW GUESS AT ANGLES
0491 REM
0500 MAT F2=INV(Ft)
0510 HAT A1=F2*F 
0520 MAT A1=(-1)*A1 
0530 MAT A=A+A1 
0535 LET Xl=Xt+l 
1539 REM
0540 REM KEEP ANGLES BETWEEN 0 AND 90 DEG, AND IN ORDER
0541 REN
0542 FOR 1=1 TO N
0544 LET AlI]=AlIl-INT(A[I]/18fl)#180
0548 IF AlIDP/2 THEN LET AII3=P-Am
0558 NEXT I
1552 LET F=0
0554 FOR 1=1 TO N-l






0568 IF FOO THEN GOTO 0552
0570 IF AI1K=I THEN GOTO 0648
0572 IF AlNl>=P/2 THEN GOTO 0640
0574 FOR 1=1 TO N-l
0576 FOR J=I+1 TO N
0578 IF AIJ1=AII3 THEN GOTO 8620
0580 NEXT J
0582 NEXT I
0584 IF XK101 THEN GOTO 8120
0590 REM
0591 REM MESSAGES FOR SOLUTION FAILURE
0592 REM
0600 PRINT "FAILURE TO CONVERGE..."
0605 LET S$="FAILED"
0610 GOTO 1200
0620 PRINT "ANGLES NOT IN ASCENDING ORDER..."
0625 LET S$="FAILED"
0630 GOTO 1200
0640 PRINT "ANGLES OUT OF RANGE..."
8645 LET S8= "FAILED"
0658 GOTO 1200 
0798 REM
0791 REM SOLUTION FOUND - TEST IF VALID AND OUTPUT
0792 REM
0800 FOR 1=1 TO N-l
0810 IF Am>=AII+ll THEN GOTO 8620
0828 NEXT I
0825 IF Alll<=0 THEN GOTO 8640
0828 IF AINl>=P/2 THEN GOTO 8640
0830 PRINT "SOLUTION FOUND AFTER ";X1;" ITERATIONS.
0840 LET S$=* SUCCESSFUL"
A - 3
1200 FOR 1=1 TO 10 
1210 LET HI [11=2*1-1 
1220 NEXT I
1230 IF T$="HALF* THEN GOTO 1260 
1240 IF T$=*FULL* THEN GOTO 1400 
1260 FOR 1=1 TO 10 
1270 LET H I M
1280 LET K=1 -







1400 FOR 1=1 TO 10
1410 LET Rll]=0
1420 LET K=-l





1480 NEXT I 
1500 FOR 1=1 TO N 
1511 LET AtIl=AtIl*180/P
1520 NEXT I
1530 PRINT ’ANGLES IN DEGREES.*
1540 FOR 1=1 TO N 
1542 PRINT Alllj 
1545 NEXT I 
1550 PRINT
1560 PRINT "HARMONIC ANALYSIS.*
1570 PRINT " 1 3 5 7 9 11 13 15 17 19*
1575 PRINT 
1580 FOR 1=1 TO 10
1582 PRINT Rtllj ---------
1585 NEXT I 
1590 PRINT
1595 IF S$=-FAILED" THEN GOTO 0070
1600 PRINT FILE131 /SELECTIVE ELIMINATION OF MRMQNICS -¿SI
1610 FOR 1=1 TO N
1620 PRINT FILE 131,Hill}
1630 NEXT I 
1640 PRINT FILE! 3]
1650 PRINT FILEI31,T$}" BRIDGE INVERTER*
1660 PRINT FILEI31,’ANGLES ARE. ..­
1670 FOR 1=1 TO N 
1680 PRINT FILE[31,All 3 j 
1690 NEXT I
1700 PRINT FILEI3I,- DEGREES.*
1710 PRINT FILEI31, "HARHONIC ANALYSIS... *
1720 FOR 1=1 TO 10








C PROGRAM TO CALCULATE AND PLOT HARMONIC ANALYSIS OF 
C PULSE UIDTH MODULATED WAVEFORMS.
C THE WAVEFORMS ARE ASSUMED TO HAVE QUARTER WAVE SYMMETRY.








ACCEPT -MODULATION INDEX? ",M 
C
WRITE!12,9000) M
9000 FORMAT(' PWM HARMONIC ANALYSIS...MODULATION INDEX = ',13) 
WRITE! 12,9001)
9001 FORMAT!' DELTA 1 . 3  5 7 9 11 13
1 15 17 19')
C

























C CALCULATE HARMONICS FROM SWITCHING ANGLES 
C
DO 80 J=l,10 




















C PLOT HARHONIC ANALYSIS 
C -























C SORT HARMONIC ARRAY IN ORDER OF THE FUNDAMENTAL AMPLITUDES 
C
5 IFLAG=0








IF(IFLAG.NE.O) GOTO 5 
C






DO 20 J=2,10 
R£LAN(I,J1=-1.
IF(HARMAN(I,1).NE.8.) RELANd,J1=ABS(HAR HAN d ,J1/HARMAN(1,1)) 
IF(RELANd,J),GT.l,51 RELANd,J)=l .5 
20 CONTINUE 
C


















ARRAY CONTAINING UP TO 64 SETS 
OF HARMONICS
NUMBER OF SETS OF HARMONICS 
HOLLERITH STRING TO BE USED AS TITLE 
NUMBER OF CHARACTERS IN  STRING









C SECONDARY SUBROUTINE FOR PLOTTING HARMONIC ANALYSES 
C
C ARGUMENTS! RELAN(S4,10) ARRAY OF RELATIVE HARMONIC ANALYSES 
C IHNO NUMBER OF HARMONIC







CAll AXIS(0.,0.,'FUND AMPLITUDE - PU DC',-22,5.,0.,0.,0.3,1) 
CALL AXIS(8.,8./REL HARM AMPLITUDE', 18,5.,90,,0.,0.3,1)
CALL NUMBER(4.5,4.5,0,28,HNQ,0.,-1>
C
C PLOT FUNDAMENTAL AS SERIES OF DOTS 
C
. CALL PENUP
DO 28 1=1, K -







C NOW PLOT HARMONIC SPECIFIED 
C
DO 30 1=1,K





















PROGRAM TQ FIND BEST PULSE PLACEMENT FOR NINE PHASE 
INVERTER-OUTPUT WAVEFORM
INPUT: SPECIFY MESH OR STAR CONNECTED
IF STAR, NUMBER OF PHASES IN LOAD 
IF MESH, PHASE SPAN OF LOAD 
INITIAL STATE OF LINE VOLTAGE (+1/-1)
OUTPUT: PRINTOUT OF PULSE NUMBER ORDER
PRINTOUT OF EACH HARMONIC ANALYSIS 






PRECALCULATE HARMONIC CONTRIBUTION OF EACH WAVEFORM PULSE





PULVAL( I > J )=2. /P J/X*(CQS(X*ANGL1)-COS(X*ANGL2))
CONTINUE
INPUT DATA FROM OPERATOR
ACCEPT "STAR (1), OR MESH (2), CONNECTED INVERTER? ",IN
IFÜN.EQ.1) GOTO 20
IF(IN.EQ.2) GOTO 38
GOTO 1 088 _____________
STAR CONNECTED INVERTER.SET UP HARMONIC WEIGHTING FUNCTION
ACCEPT "NUMBER OF PHASES SUPPLIED? (3 OR 9)>",IP 
IF(IP,NE.3) 1P=9 







MESH CONNECTED INVERTER...MORE DETAIL REQUIRED 
ACCEPT "ENTER PHASE SPAN (1 TO 4) ",N 
SET UP HARMONIC WEIGHTING FUNCTION 
DO 35 1=1,10
X=FLGAT((2#I-l)*N)#2.#PI/9.




C NOW FOR BOTH TYPES OF INVERTER, FIND OUT INITIAL WAVEFORM STATE 
C
40 ACCEPT "ENTER INITIAL WAVEFORM STATE ",11
C




DO 45 1=1,72 
IREF(I)=I1





C SET UP PULSE SEARCH LOOP 
C
CALL F0PEN(12/$TT0n 
IF(IN.EQ. 1) URITE( 12,9000)
IF(IN,EQ,2) WRITE(12,9010)
9010 FORMAT(# MESH CONNECTED NINE PHASE INVERTER WAVEFORM PULSE PLACEMENT')
9080 FORMAT( ' STAR CONNECTED NINE PHASE INVERTER WAVEFORM PISE PLACEMENT ' )
IFÜN.EQ.2) WRITE(12,9Ö01) N
9001 FORMAT*' INVERTER LOAD PHASE SPAN = ',13)
IF(IN.EQ.l) WRITE(12,9005) IP
9005 FORMAT*' NUMBER OF PHASES SUPPLIED =',I3)
WRITF.(12,9002)
9002 FORMAT(# PULSE 1 3 5 7 9 11




















DO 60 J=l,10 
TQTHRM*J)=0.
IF(ICOUNT.GT.l) TOTHRM(J)=HARMAN(ICOUNT-1,J)
TOTHRM ( J ) =TOTHRM ( J ) +2, *PULVAL *1, J) * WT * J)
















IF (HD1, Ell. HD, AND, NQTRAN1, GT.NÖTRAN) GOTO 75 
C











IF(IFLAG.EQ.O) GOTO 100 
C








C FINISHED...PLOT RESULTS 
C
100 CALL CLOSET 12)
ACCEPT ■ DO YOU WANT TO PLOT THE RESULTS (YES=1)? *,IPLT 
IF(IPLT.NE.l) GOTO 1»00 
ICOUNT=ICOUNT-1












ACCEPT "NUMBER OF WAVEFORMS TO BE PLOTTED! ",«0,
1 "INITIAL WAVEFORM STATE? ",X1,
3 "ENTER LINEÜ), STARC2), OR MESH(3)>">ITYP>
2 "ENTER PULSE NUMBERS»",(NXT(I),1=1 ,N0>
5 IF(ITYP.EQ.3) ACCEPT "ENTER PHASE SPAN>",ISPAN 
C




























DO 180 1=0,NO 
C 
C
C FOR LINE VOLTAGE PLOTTING 
C *
IF(ITYP.NE.l) GOTO 200 





C FOR STAR VOLTAGE PLOTTING 
C
200 IFÜTYP.NE.2) GOTO 380
DO 331 J=l,288 
K=J
YAVG=0,












C FOR MESH VOLTAGE PLOTTING 
C
300 IFÜTYP.NE.3) GOTO 1800
DO 30 1=1,288 
K=J+I1










40 CALL PLOTÜ, ,-YINC,-3)
x=o.
Y=XWAVE(1)









C ASK FOR NEXT PULSE TO BE CHANGED 
C
TYPE ' WAVEFORM *,1,“ PLOTTED..,'
IF(I.GE.NO) GOTO 110 
INXT=NXT(I+1)
C
C MODIFY WAVEFORM ACCORDINGLY 
C
YWAVE(INXT)=-YWAVE(INXT)








C ASK IF ANY MORE FOR THESE PULSE NUMBERS 
C
1000 ACCEPT 'ENTER FINISH(0),LINE(1),STAR(2),MESH(3)>",ITYP
IF(ITYP.EQ.1.0R.ITYP.EQ.2.0R,IT1fP,EQ,3) GOTO 5 
STOP 
END
A - 1 4
C PROGRAM TO COMPUTE VOLTAGE / FREQUENCY CHARACTERISTIC 
















C INPUT DATA 
C
ACCEPT "STAR(1), OR MESH(2> CONNECTED INVERTER? ",IN 
IF(IN.EQ.l) GOTO 30 
IF(IN.EQ.2) GOTO 20 
GOTO 1001 
C
C MODIFY HARMONIC VALUES IF MESH CONNECTED 
C
20 ACCEPT "ENTER PHASE SPAN (1 TB 4) >",N
X=FLGAT(N)*2,*PI/9.
WT=SQRT(2,#(l.-COS(X)))




C ENTER WAVEFORM PULSE ADDITION ORDER 
C
30 ACCEPT "HOW MANY WAVEFORMS ARE THERE? ",NO,
1 "ENTER PULSE NUMBERS >H,(NXT(I),1=1,NO)
C
C CALCULATE FUNDAMENTAL VOLTAGE OF WAVEFORMS 
C
DO 40 1=1,NO 
V0LTS(I)=O.
IF(LGT.l) VQLTS(I)=VOLTS(I-l)
VOLTSd )=VOLT8( I ) +2.#PULVAL(NXT(I ) )
40 CONTINUE
C
C INPUT PARAMETERS TO CALCULATE V/F CHARACTERISTIC 
C
42 ACCEPT "WHAT IS l  STARTING VOLTAGE AT 1 Hz? \START,
1 " WHAT IS THE V/F RATIO (Z VQLTS/Hz) ? ”,RATIO,
2 " HOW MANY V/F RATIO BREAKPOINTS ARE THERE t \IBRK 
C
IF(IBRK.LE.O) GOTO 44 
C
ACCEPT "ENTER BREAKPOINTS (Hz) >",(BRK(I,1),I=1,IBRK),
1 "ENTER V/F RATIOS >",(BRK(I,2),1=1 ,IBRK)
C







900ft FORMAT«7 NINE PHASE STAR CONNECTED INVERTER - VOLTAGE/FREQUENCY 
1 TABLE')
9001 FQRHAT«7 NINE PHASE MESH CONNECTED INVERTER - VOLTAGE/FREQUENCY 
1 TABLE7)
IF«IN.EQ.2) WRITEC12,9002) N
9002 FORMAT«7 INVERTER LOAD PHASE SPAN = ',13)
WRITE«12,9003) -■
9003 FORMAT«7 FREQ «Hz) WAVEFORM NO l  VOLTS PI) DC VOLTS 
1 V/F RATIO7)
C






C MODIFY V/F RATIO IF BREAKPOINT ENCOUNTERED 
C





C COMPUTE TARGET VOLTAGE AT THIS FREQUENCY 
C
50 IF(I.GT.l) START=START+RATIO
VTRGT=ST ART/t 01. *VOLTS«NO)
C










C STORE RESULTS AND PRINT-OUT 
C
VFREQ«1,1)=VOLTS«KPICK)









C NOW PLOT CHARACTERISTIC ON INCREMENTAL PLOTTER 
C
CALL VFPLT«VFREQ,7INVERTER VOLTAGE / FREQUENCY CHARACTERISTIC7,43) 
C
ACCEPT "FINISH«0),MORE USING THESE WAVEFORMS(l)? ",IHORE 















































APPENDIX B - Listings of Programs Developed for the 
Digital Modulation Controller.
B.l Assembly Language Program for the Z80 M i c r o ­
processor Based Modulation Controller B-2
B.2 BASIC Program to Generate Z80 Source Code
Specifying the Modulation Control Parameters
and Waveform Menu Tables B-58
B.3 Waveform Menu No 1 Z80 Source Code B-60
B.4 Waveform Menu No 3, Z80 Source Code B-68
B.3 Waveform Menu No 7 Z80 Source Code B-76
B.6 Z80 Source Code Used to Generate Waveform
Menu Tables B-84-
B-l
0 0 02 J ^ X m # # # * # * # # # # # * * * * * # * * « X H X U K K U X m X H i i t t i H
0003 \
0004 j DIGITAL MODULATION CONTROLLER PROGRAM V3.0
CRDMEMCO CDOS Z90 ASSEMBLER v e rs io n  0 2 .1 2  PAGE 0001
D IG ITAL INVERTER MODULATION CONTROLLER -  M.E. PROJECT -  T.D.STRASSER
0 0 05 ) 
0006 \ 
0007 j
AUTHOR! T.D.STRASSER DATE! SEP 1981





0013 «INCLUDE SYMBOL.Z80 
0814 j
CROMEMCO CSDS ZBO ASSEMBLER v e rs io n  0 2 ,1 2  PAGE 0002
D IG ITAL INVERTER MODULATION CONTROLLER -  M.E. PROJECT -  T.D.STRASSER
0015 j LIST OF SYMBOLS AND MEMORY MAP
0016 }
(0800) 0017 PROMI: EQU 0800K
(2000) 8018 RUM : EQU 200 OH
(1000) 0019 PR0M2: EQU 1000H
8020 ;
(0880) 0021 PIOA EQU 8 OH >PIO A DATA REGISTER
(0881) 0022 PIOB EQU 81H ;PIO B DATA REGISTER
(0082) 0023 PICA EQU 82H ¿PIO A CONTROL REGISTER
(0083) 0024 P1CB EQU 83H ¿PIO B CONTROL REGISTER
0025 j
(0094) 0026 PIOC EQU 94H ¿A/D SELECT REGISTER
(0096) 0027 PIOD EQU 96H jA/D DATA REGISTER
(0895) 0028 PICC EQU 95H ¿PIO C CONTROL REGISTER
(0097) 0029 P1CD EQU 97H ¿PIO D CONTROL REGISTER
0038 ;
(0884) 0031 CTCB EQU 84H ¿FIRST COUNTER
(0085) 0032 CTC1 EQU 85H jSECOND 1
(0086) 0033 CTC2 EQU B6H ¿THIRD “
(0087) 0034 CTC3 EQU 87H ¿FOURTH ■
0035 :
(23A8) 0036 STACK: EQU 23A8H jTOP OP STACK
(07A6) 0037 SEGTBL; EQU 07A6H ¿DISPLAY SEGMENT TABLE
0038 }
(0888) 0039 SEGOUT: EQU 88H ;SEGMENT OUTPUT LATCH
(0080 0040 DIGOUTs EQU 8CH ¿DIGIT OUTPUT LATCH
0041 i
(Ü64F) 0042 D20MS: EQU 064FH ¿20 MILLISECOND TIME WASTER
0043 :
(0090)--— W44-KEYÌN!- EQU 90H ¿KEYBOARD INPUT - ---
(****« end of include **«**)
B - 3
0046 j
0047 } INITIALISATION ROUTINE 
0 0 48 j
0049 j MACRO TO LOAD INTERRUPT VECTORS INTO A PERIPHERAL
0050 j .
CROMEMCO CDOS Z80 ASSEMBLER v e rs io n  0 2 .1 2  PAGE 0003
D IG ITAL INVERTER MODULATION CONTROLLER -  M .E. PROJECT -  T.D.STRASSER
0051 INTLD: MACRO ♦DEVINO,»FLAG
0052 LD BC,VTBL+EtNQ-ll#2 jVECTOR ADDRESS
0053 IF tFLAG NE 0
0054 LD A,B jADDRESS HI BYTE
0055 LD I»A jINTERRUPT VECTOR
0056 ENDIF
0057 LD A,C jADDRESS LOU BYTE




0000 0062 ORG PROMl
oeoo 31A823 0063 INIT: LD SP,STACK jINIT STACK POINTER
0303 0064 INTLD CTCO,1,1
0303 016008 0065+ LD BC,VTBL+tt-ll*2 ; VECTOR ADDRESS
0806 78 0067+ LD A,B ;ADDRESS HI BYTE
0807 ED47 0068+ LD I, A '.INTERRUPT VECTOR
0809 79 0070+ LD A,C jADDRESS LOW BYTE
OBOA D384 0071+ OUT (CTCO),A jLOAD PERIPHERAL
ÖBÖC ED5E 0072 IM 2 jMODE 2 INTERRUPTS
0073 j
0074 j INITIALISE COUNTERS
0875 ;
0076 j CTCO - USED TO GENERATE OUTPUT FREQUENCY
0077 j
Ö8ÖE 3E25 0078 LD A,025H jTIMER MODE,256 PRESCALE
0810 D3B4 0079 OUT (CTCO),A
0812 3A2B0E 0080 LD A,(FRTBL) jINITIAL TIME CONSTANT
0815 D384 0081 OUT (CTCO),A
0082 j
0083 j CTC1 - USED AS REAL TIME CLOCK
8084 ;
0817 3EA5 0085 LD A,0A5H jTIMER,256 PRESCALE,INT
0819 D385 0086 OUT (CTC1) ,A
081B 3E27 0087 LD A,027H jTIME OUT EVERY 5 MS





0093 j INITIALISE PARALLEL I/O
0094 j
Ü8ÎF 0095 INTLD PICA,5,0
Ö81F 016808 0096+ LD BC,VTBL+[5-lI#2 jVECTOR ADDRESS
0822 79 0101+ LD A,C jADDRESS LOW BYTE
0823 D382 0102+ OUT (PICA),A jLOAD PERIPHERAL
0103 j
0825 0104 INTLD PICB,6,0
ÖB25 016A08 0105+ LD BC,VTBL+[6-lI*2 jVECTOR ADDRESS
0829 79 0110+ LD A,C jADDRESS LOW BYTE
0829 D383 0111+ OUT (PICB),A jLOAD PERIPHERAL
0112 ;
B-A-
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Û82B 0113 INTLD PICC,7,0
0B2B 016CG8 0114+ LD BC,VTBL+[7-13*2 jVECTOR ADDRESS
082E 79 0119+ LD A,C jADDRESS LOW BYTE
082F D395 0120+ 
0121 j
OUT (PICO,A jl.OAD PERIPHERAL
0831 0122 INTLD PICD,B,0
0831 016E08 0123+ LD BC,VTBL+I8-1J*2 jVECTOR ADDRESS
0834 79 0128+ LD A,C jAD DRESS LOW BYTE
0835 D397 0129+ 
0130 j
OUT (PICD),A jLOAD PERIPHERAL
0131 j
0132 j PIO A
0133 j
0837 3E0F 0134 LD A,0FH jOUTPUT MODE
0839 D382 0135 OUT (PICA)
Ö83B 3E83 0136 LD A,83H JENABLE INTERRUPTS
Ö83D D382 0137 OUT (PICA),A
0138 ;
0139 ; PIO B
0140 ;
Ö83F 3EFF 0141 LD AjOFFH ;BIT CONTROL MODE
0841 D383 0142 OUT (PICB),A
0843 3EF6 0143 LD A,0FÖH j4 IN, 4OUT
o CO cn D383 0144 OUT (PICB),A




0148 j PIO C - A/D SELECTION AND STATUS CONTROL
0149 ;
Ö84B 3EFF 0150 LD A,ÖFFH jBIT CONTROL MODE
Ö84D D395 0151 OUT (PICO,A
Ö84F 3E80 0152 LD A,8ÖH jl IN, 7 OUT
0851 D395 0153 OUT (PICO,A
0853 3E00 0154 LD — A,0 jRESET OUTPUTS
0855 D394 0155 OUT (PIÖO,A
0156 j
0157 ; PIO D - A/D DATA INPUT REGISTER
0158 ;
0857 3E4F 0159 LD A,4FH jINPUT MODE
0859 D397 0160 
0161 j
QUT (PICD),A
085B 1851 0162 JR SINIT ;TO SYSTEM*INIT
0163 j
0164 j TABLE OF INTERRUPT VECTORS
0165 j
085D 0166 ORG [$+73/8*8 jMUST BE MGD 8 ADDRESS
0880 7008 0167 VTBL; DEFW DEFLT ;CTC0 SERVICE ROUTINE
0862 A808 0168 DEFW CLOCK jCTCl
0864 7008 0169 DEFW DEFLT jCTC2
0866 7008 0170 DEFW DEFLT . JCTC3
0868 CE CD 0171 ‘ DEFW LOAD ;PIO A
086A 7008 0172 DEFW DEFLT ;PIO B
086C 7008 0173 DEFW DEFLT jPIO C
Ö86E 7008 0174
0175 }
DEFW DEFLT jPIO D
0176 j DEFAULT INTERRUPT SERVICE ROUTINE
0177 j
B-5
0B70 FB 0178 DEFLTî El
0871 ED4D 0179 RETI
0181 ;
0181 ;
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0183 *  INCLUDE EXEC.Z80
0184 ¡xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0185 } EXECUTIVE SUBROUTINE AND MACRO PACKAGE
0187 j
0188 \ THIS IS A PACKAGE OF UTILITY SUBROUTINES AND MACROS
0189 j WHICH ARE USED TO PROVIDE A REAL-TIME MULTI-TASKING
0190 ; ENVIRONMENT FOR Z80 PROCESSOR SOFTWARE,
0191 \ THE BASIS OF THE EXECUTIVE IS THE BASE LEVEL PROGRAM,
0192 j THE BASE LEVEL PROGRAM IS RESIDENT IN READ/WRITE
0193 ) MEMORY AND CONSISTS OF A SERIES OF CALLS
0194 } TO THE APPLICATION PROGRAM MODULES WRITTEN BY THE
0195 j SYSTEM SOFTWARE DESIGNER FOR THE TASKS IN HAND.
0196 } IN THIS WAY THE PROGRAMS MAY BE ACTIVATED AND
0197 j DEACTIVATED BY SUBSTITUTING OPCODES FOR
0198 j "CALL" AND "LD HL,NN" RESPECTIVELY.
0199 \ SIMILARLY, ENTRY POINTS OF PROGRAMS MAY BE
0200 ; DYNAMICALLY ALTERED BY CHANGING THE CALL ADDRESS.
0201 j
0202 \ ALSO INCLUDED ARE THE ROUTINES NECESSARY TO
0203 ; INSERT TIME DELAYS WITHOUT AFFECTING SYSTEM




0208 j THIS ROUTINE MODIFIES THE CALLING ROUTINE'S ENTRY
0209 ; POINT TO THE ADDRESS OF THE NEXT INSTRUCTION 
8210 j AFTER THE CALL TO THIS ROUTINE.
0211 )
0873 D1 0212 EPOls POP DE
0874 F3 0213 DI
0875 El 0214 POP HL jRETURN LOC'N IN BASE LEVEL
0876 E5 0215 PUSH HL P̂RESERVE RETURN TO BASE LEVEL
0877 2B 0216 DEC HL
0878 72 0217 LD (HL),D
0879 2B 8218 • DEC HL
087A 73 0219 LD (HL),E
087B EB 0220 EX DE,HL }RETURN LOCATION IN HL
087C FB 0221 El
087D E9 0222 JP (HL) RETURN VIA ENTRY POINT
0223 ;
0224 ) THIS ROUTINE MODIFIES THE CALLING ROUTINE'S
0225 ;ENTRY POINT TO THE ADDRESS CONTAINED IN
0226 \ THE REGISTER PAIR DE,
0227 i
087E F3 0228 EP02: DI
087F Cl 0229 POP BC
0880 El 0230 POP HL
0881 E5 0231 PUSH HL RETURN POINT IN BASE LEVEL
0882 C5 0232 PUSH BC
0883 2F 0233 DEC HL
0884 72 0234 LD (HL),D
Ü8B5 2B 0235 DEC HL
0886 73 0236 LD (HL) ,E
0887 FB 0237 El
0888 C? 0238 RET
B-7
0239 >
0240 j THIS ROUTINE DEACTIVATES THE CALLING ROUTINE.
0241 \ THAT IS, AFTER COMPLETION OF THIS PASS, THE ROUTINE
0242 i WILL NOT RUN AGAIN UNLESS REACTIVATED BY
0243 j ANOTHER ROUTINE.
0244 } '
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0889 F3 0245 EP03: DI
08SA D1 0246 POP DE jRETURN POINT
083B El 0247 POP HL ¿RETURN POINT IN BASE LEVEL
0B3C E5 024B PUSH HL
088D 2B 0249 DEC HL
088E 2B 0250 DEC HL
088F 2B 8251 DEC HL
2890 3621 0252 LD (HL),0418 ¿OPCODE -LD HL,NN“
0392 FB 0253 El
0893 EB 0254 EX DE,HL
0894 E9 0255 JP (HL) ¿RETURN TO CALLING ROUTINE
0256 j
0257 ; THIS MACRO CALLS THE SUBROUTINE THAT CHANGES THE






0264 MEND _ _
0265 \
0266 j THIS MACRO MODIFIES THE ENTRY POINT OF A PROGRAM
0267 j TO THE LOCATION SPECIFIED AS THE ARGUMENT.
0268 j













0282 } THIS MACRO IS USED TO TURN OTHER ROUTINES ON
0283 \ BY PLACING THE "CALL" OPCODE
0284 j IN THE BASE LEVEL ROUTINE.
0285 }
0286 EPON-. MACRO »TABLE,tPOSN
0287 LD HL,*TABLE+3*ttPQSN-ll




0292 j THIS MACRO IS USED TO DISABLE ANOTHER PROGRAM WHOSE
0293 j POSITION IN THE BASE LEVEL PROGRAM IS SPECIFIED
0294 \ IN THE MACRO ARGUMENTS.
0295 }
B - 8
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0302 j MACRO TO COMPARE ANY PROGRAM'S ENTRY POINT WITH
0303 ; THAT SPECIFIED AS A MACRO ARGUMENT.
0304 ; ZERO FLAG IS SET IF THE SAME,
0305 ;
0306 EPCMPi MACRO ♦TABLE,*PQSN,INAME












0313 ; THIS MACRO FETCHES THE ON/CFF STATUS OF ANY
0319 ; PROGRAM MODULE. ZERO FLAG IS SET IF OFF.
0320 }
0321 EPSTAT; MACRO ♦TABLE,tPOSN
0322 LABEL: DEFL ♦TABLE+3*ltfQSN-l]
0323 LD A,(LABEL)




0323 j MACRO TO CALL BASE LEVEL PROGRAM WHOSE NAME IS 
0329 : SPECIFIED AS THE MACRO ARGUMENT.
0330 }
0331 EPCALL: MACRO ♦TABLE
0332 El
0333 ES4SYM: CALL ♦TABLE




0338 TIMLOC: DEFL TIMTBL ¿INITIALISE TIMER SCRATCH STORE
0339 T1HCNT:
0340 j
DEFL 0 ; TIMER USE COUNTER
0341 ) MACRO TO DEFINE NEW SCRATCH STORAGE LOCATION FOR TIMER
0342 }
0343 EPTO: MACRO
0344 TIHLOC: DEFL TIMLOC+2 ¿ADDX FOR NEXT TIMER
0345 TIMCNT: DEFL TIMCNT+2 jSTORAGE BYTE COUNTER
0346 MEND
0347 ;
0348 jTHIS MACRO CAUSES A WAIT OF THE SPECIFIED NO OF TICKS,
0349 j
0350 EPT1: MACRO ♦TICKS
0351 LD HL,(CKREGP) 5GET CURRENT TICK COUNT
0352 LD (TIMLOC),HL ¿PUT IN TEMPORARY STORE
B - 9
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0353 EPNXT ¿ENTRY POINT TO NEXT INSTR.
0354 LD DE,(TIMLOC) ¿STORED TIME
0355 LD HL,(CKREGN) ¿-VE COUNTING CLOCK
0356 ADD HL,DE }-VE TIME ELAPSED
0357 LD DE,STICKS ¿DIRECT TIME DELAY
0358 ADD HL,DE ¿ADD TIME DELAY
0359 RET C iRETURN IF TIME NOI UP .
0360 MEND
0361 i}
0362 ; MACRO TO RUN PROGRAM MODULE AT REGULAR INTERVALS
0363 } SPECIFIED BY THE CLOCK TICK ARGUMENT.
0364 >
0365 EPCYCL: MACRO ♦TICKS
0366 EPT1 ♦TICKS
0367 LD HL,(CKREGP) jGET TIME NOW




0372 ; MACRO TO INSERT A WAIT OF THE SPECIFIED NUMBER
0373 } OF CLOCK TICKS IN A PROGRAM MODULE.
0374 }






0381 j THIS IS A CLOCK SERVICING ROUTINE
0382 j THAT UPDATES THE CLOCK REGISTERS WITH THE
0383 ; CURRENT TICK COUNT.
0384 j TWO REGISTERS ARE KEPT, ONE COUNTING POSITIVE,
0385 j THE OTHER NEGATIVE.
- - 0386 ? . ..  ~- -------
0S95 F5 0387 EPB4 *, PUSH AF ¿SAVE STATUS FLAGS
0896 E5 0388 PUSH HL ¿SAVE HL REGISTER PAIR
0897 2A0020 0389 LD HLj(CKREGP) j+VE COUNTING REGISTER
089A 23 0390 INC HL
089B 220020 0391 LD <CKREGP),HL ¿UPDATE
089E 2A0220 0392 LD HL,(CKREGN) j-VE COUNTING REGISTER
08A1 2B 0393 DEC HL
08A2 220220 Q394 LD (CKREGN),HL
C8A5 El 0395 POP «.
08A6 FI 0396 POP AF RESTORE REGISTERS
08A7 C9 0397 RET
0398 ;
0399 } THIS MACRO TURNS THE CLOCK SERVICING ROUTINE









0409 j THIS MACRO SERVES TO CALL THE CLOCK SERVICING
B-10
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0420 LD (CKREGP),HL ;INITIALISE +VE REGISTER
0421 DEC HL




0426 >, THIS MACRO IS USED TO SET UP ONE ENTRY IN THE BASE
0427 i LEVEL PROGRAM.
0428 j
0429 EPSET MACRO ♦TABLE,tPOSN.tNAHE '
0430 LABEL; DEFL ♦TABLE*IlPDSN-l1*3
0431 LD HL,LABEL ¡LOC'N IN BASE LEVEL
0432 LD (HL),041Q ¡"LD HL,NN"
0433 LD HLjiNAME ¡ENTRY ADDX OF ROUTINE
0434 LD (LABEL+1),HL
0435 ;




0440 i MACRO USED TO END BASE LEVEL PROGRAM
0441 }
0442 EPEND: MACRO ♦TABLE,♦NO
0443 LABEL! DEFL ♦TABLE+3̂ N0 ¡END OF TABLE
0444 LD A,311Q ¡OPCODE FOR RETURN
0445 LD (LABEL),A ¡INSERT IN MEMORY
0446 i





8452 } MACRO TO INITIALISE A BASE LEVEL PROGRAM
0453 j SO THAT THE CORRECT BYTE COUNT FOR READ/WRITE
0454 j MEMORY STORAGE IS KEPT,
0455 }
0456 EPINIT: MACRO *TBL




0461 j MACRO TO DEFINE READ/WRITE MEMORY ALLOCATION
0462 } FOR THE EXECUTIVE FUNCTIONS
0463 }
0464 EPRWH; MACRO »TABLE
0465 CKREGPi DEFS 2 ¡POSITIVE CLOCK REGISTER
0466 CKREGN! DEFS 2 ¡NEGATIVE CLOCK REGISTER
B-ll
0467 TIMTBLt DEFS TIMCNT jTIMER SCRATCH STORAGE




0472 j SUPPLEMENTARY MACRO TO DEFINE ADDITIONAL STORAGE
0473 \ FOR SECONDARY BASE LEVEL PROGRAMS,
0474 )
0475 F.PRUH1: MACRO tTABLE
0476 tTABLE: DEFS tTABLECNT jtTABLE PROGRAM LENGTH
0477 j
0478 MEND
(***** end if include »****)
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0491 ;
0491 ; CLEAR READ/WRITE MEMORY
0492 ;
08AE AF 0493 SINITs XOR A ;CLEAR ACC
Ö8AF 210020 0494 LD HL,RHK' ; START ADDRESS
08B2 0670 0495 LD B,07QR ;NUMBER OF BYTES
0496 ;
08B4 77 0497 SINIT1! LD (HL),A ;CLEAR MEMORY
08B5 23 0498 INC HL )NEXT ADDRESS
Ö8B6 10FC 0499 DJNZ SINIT1 ;LOOP IF NOT DONE
0500 ;
0501 ; INITIALISE REAL TIME CLOCK
0502 ; ■ %■
08BB 0503 EPCKI
08B8 210000 0504+ LD HL,0
08BB 220020 0505+ LD (CKREGP),HL INITIALISE +VE REGISTER
Ö8BE 2B 0506+ DEC HL
Ö8BF 220220 0507+ LD (CKREGN),HL INITIALISE -VE REGISTER
0508+;
0509 ; >
0510 ; BASE LEVEL ROUTINE INITIALISATION
0511 ;
08C2 0512 EPINIT BASE
(0000) 0513+BASECNTi DEFL 8
Ö514+;
08C2 0515 EPSET BASE,1,INFORM ;DISPLAY DRIVER PROGRAM
(2Ü0E) 0516+LABEL: DEFL BASE+[1-1)*3
Ö8C2 21ÖE2Ö 0517+ LD HL,LABEL jLOC'N IN BASE LEVEL
08C5 3621 0518+ LD (HL),0418 ;*LD HL,NN*
08C7 21470C 0519+ LD HL,INFORM ;ENTRY ADDX OF ROUTINE
OSCA 220F2Ô 0520+ LD (LABEL+1),HL
0521+;
(0003) 0522+BASECNT: DEFL BASECNT+3
0523+;
08CD 0524 EPSET BASE',2,MODE ;MODE SELECTION PROGRAM
(2011) 0525+LABEL: DEFL BASE+12-11*3
08CD 211120 0526+ LD HL,LABEL jLQC'N IN BASE LEVEL
08D0 3621 0527+ LD (HL),0418 ;"LD HL,NN"
08D2 215909 0528+ LD HL,MDDE ; ENTRY ADDX OF ROUTINE
Ö8D5 221220 0529+ LD (LABEL+1),HL
0530+;
(0006) 0531+BASECNT¡ DEFL BASECNT+3
0532+;
08D8 0533 EPSET BASE,3,VFAD )A/D SERVICING PROGRAM
(2014) 0534+LABEL: DEFL BASE+13-11*3
08D8 211420 0535+ LD HL,LABEL ;LQC'N IN BASE LEVEL
08DB 3621 0536+ LD (HL),0418 )"LD HL,NN*
Ö8DD 21AC09 0537+ LD HLjVFAD jENTRY ADDX OF ROUTINE
Q8EQ 221520 0538+ LD (LABEL+1),HL
053?+;









08E3 211720 0544+ LD HL,LABEL ;LOC'N IN BASE LEVEL
08E6 3621 0545+ LD (HL),0418 ;"LD HL,NN*
08F.8 210A0A 0546+ • LD HL,VFKBD jENTRY ADDX OF ROUTINE
B-l A-
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)LOC'N IN BASE LEVEL 
}*LD HL,NN*




}RESPONSE RATE ADJUSTING PROGRAM








} VOLTAGE CONTROL PROGRAM
HL,LABEL jLOC'N IN BASE LEVEL
(HL) ,0410. }*LD HL,NN"
HL,VCTRL 
(LABEL+1),HL


















}ENTRY ADDX OF ROUTINE
DEFL BASECNT+3
BASE,9
BASE+3*9 }END OF TABLE
A,311Q ;OPCODE FOR RETURN
(LABEL),A }INSERT IN MEMORY .
DEFL BASECNT+1
BASE >1
B - l  5
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092A 21CE20 0604+ LD HL,BASE+3#ll-l]
092D 36CD 0605+
0606+}
LD (HL),315Q }"CALL* OPCODE
I92F 0607 EPOR BASE ,2
092F 211120 0608+ LD HL,BASE+3#[2-13
0932 36CD 0609+
0610+}
LD (HL),315Q }•CALL" OPCODE
0934 0611 EPOR BASE ,6
0934 211D20 0612+ LD HL,BASE+3*[6-ll
0937 36CD 0613+
0614+}
LD (HL) ,31511 } 'CALL* OPCODE
0939 0615 EPOR BASE ,7
0939 212020 0616+ LD HL,BASE+3*[7-13
093C 36CD 0617+
0618+}
LD (HL),315Q }*CALL" OPCODE
093E 0619 EPOR BASE,8
093E 212320 0620+ LD HL,BASE+3*[8-ll
0941 36CD 0621+
0622+}
LD (HL),315Q }"CALL* OPCODE
B-l 6
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0943 011200 0628 BINITs LD BC,18 }NO OF BYTES
0946 210410 0629 LD HI,GEARR } REFERENCE
0949 112F20 0630 LD DE,GEAR }FLAGS IN RWM
Ö94C EDBO 0631 LDIR }TRANSFER
0632 j
094E 0633 EPON BASE,9 }ACTIVATE WAVE SELECTION
Ö94E 212620 0634+ LD HL,BASE+3#19-1]
0951 36CD 0635+ LD (HL),315Q )“CALL" OPCODE
0636+}
m i }
0638 } END OF INITIALISATION: ENABLE INTERRUPTS
0639 } AND JUMP TO BASE LEVEL 1ROUTINE
0640 }
0953 0641 EPCALL BASE ;CALL BASE LEVEL ROUTINE
0953 FB 0642+ El
0954 CD0E2Ö Ö643+ES0024: CALL BASE
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0048 }
0649 j MODE SELECTION SUBROUTINE
0658 j THIS ROUTINE EXAMINES WHETHER THE MODULATION
0651 } CONTROLLER IS TO FOLLOW INSTRUCTIONS FROM THE
0652 j MICROPROCESSOR KEYBOARD, OR TO EXTRACT REFERENCE
0653 } VALUES FROM THE A/D CONVERTERS.
0654 j THIS IS DETERMINED BY THE MODE SWITCH CONNECTED
0655 ; TO PIQ B, BIT 7.
0656 ;
0959 DBB1 0657 MODE; IN Aj(PIOB) }GET SWITCH STATE
Ö95B CB7F 0658 BIT 7,A }TEST KBD/AD SWITCH
Ö95D 201F 0659 JR NZjMODEl
0660 }
0661 } SWITCH IS IN KEYBOARD MODE
0662 }
095F 0663 EPCMP BASE,3,VFAD }IS A/D PROG BUSY?
(2815) 0664+LABEL! DEFL BASE+3*I3-1I+1
Ö95F 21AC09 0665+ LD HL,VFAD
0962 3A1520 0666+ LD A,(LABEL)
0965 BD 0667+ CP L
0966 2004 8668+ Jt MZ,ES0O25
0968 3A1620 0669+ LD ft, (LABEL+1)
C96B BC 0670+ CP H
096C 00 0671+ES0Q25; NOP
8672+}
096D CO 0673 RET NZ }WAII IF BUSY
0674 } —
096E 0675 EPDIS BASE,3 }DISABLE A/D
Ö96E 211420 0676+ LD HL,BA8E+3*13-1J
0971 3621 0677+ LD (HL),041Q }'LD HL,NNB OPCODE
0678+j
0973 0679 EPON BASE,4 jENABLE KEYBOARD
0973 211720 0680+ LD HL,BASE+3#14-13
0976 36CD 0681+ LD (HL),315Q }BCALLB OPCODE
- —  - — 0682+]~ - ■ - -----
0978 0683 EPON BASE,5 }ENABLE PRESETTING
0978 211A28 0684+ LD HL,BA8E+3*E5-11
Q97B 36CD 0685+ LD (HL),315Q }BCALL* OPCODE
8686+}
Ö97D C9 0687 RET
0688 }
0689 ; SWITCH IS IN A/D MODE
0690 }
Ö97E 0691 M8DE1 •. EPCMP BASE,4,VFKBD }IS KBD PROG BUSY?
(2018) 0692+LABEL; DEFL BASE+3*!4-11+1
Ö97E 210A0A 0693+ LD HL,VFKBD
0981 3A1820 0694+ LD A,(LABEL)
0984 BD 0695+ CP L
0985 20Q4 0696+ JR NZ,ES0029
0987 3A1920 0697+ LD A,(LABEL+1)
Ö98A BC 0698+ CP H
098B 00 0699+ES0029: NOP
0708+}
098C CO 0701 RET NZ
098D 0702 EPCMP BASE,5,PRESET }IS PRESET PROG BUS'
(201B) 07Q3+LABEL: DER BASE+3#I5-11+1
Ö98D 21520A 0704+ LD HL,PRESET
B-18
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0990 3A1B20 0705+ ID A,(LftBEL)
0993 BD 0706+ CP L
0994 2004 0707+ JR NZ,ES0030
0996 3A1C20 0708+ ID A,(LABEL+1>







099C 8714 EPDIS BASE,4 jDISABLE KEYBOARD
099C 211720 0715+ LD HL,BASE+3#14-1)
Û99F 3621 0716+
0717+}
LD (HL)>041Q }*LD HL,NNB OPCODE
C9A1 0718 EPDIS BASE;5 jDISABLE PRESETTING
09AÎ 211A20 0719+ LD HL,BASE+3*15-H
09 A4 3621 0720+
0721+j
LD (HL);04ie }“LD HL,NN* OPCODE
Û9A6 0722 EPON BASE ̂3 5ENABLE A/D 
HL,BASE43*t3-lI09A6 211420 0723+ LD
09A9 36CD 0724+
0725+j
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0729 }
0730 j ANALOGUE TO DIGITAL CONVERTER SERVICING PROGRAM
0731 }
0732 } THIS MODULE FETCHES THE CONVERTED VALUES OF THE
0733 j ANALOGUE FREQUENCY AND VOLTAGE REFERENCE SIGNALS,
0734 } LINEARISES THEM VIA FREQUENCY AND VOLTAGE
0735 ; LINEARISING TABLES TO OBTAIN FREQUENCY AND VOLTAGE
0736 ; REFERENCE STEPS, AND STORES THESE IN REFERENCE
0737 j LOCATIONS IN MEMORY.
0738 j




























09AC 0765 VFAD: ADGET
C9AC 3A4920 0766+ LD
















09BC DB94 0779+ ' IN




09C1 DB96 0783+ IN
09C3 F5 0784+ PUSH
09C4 AF 0785+ XOR
*NQ
A,(ADBUSY) }BUSY FLAG
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09C5 D394 0786+ OUT (PIOC),A } RESET A/D 0 SaECT
G9C7 324920 0787+ LD (»BUSY), A ¡RESET BUSY FUG
09CA FI 0788+ POP AF
09CB 5F 078? LD E,A
09CX 1600 0790 LD D,0 .
09CE 21D30E 0791 LD HL,FLIN ¿LINEARISING TABLE
09D1 19 0792 ADD HLjDE
09D2 7E 0793 LD A,(HL) }LIHEAR VALUE




09D6 CD7308 0797+ CALL EP01
09D9
0798+; 
0799 ADGET 1 }FETCH VOLTAGE REFERENCE
09D9 3A4920 0800+ LD A,(ADBUSY) }BUSY FLAG 
}TEST FOR ZERO09DC A7 0801+ AND A
Û9DD CO 0802+ RET NZ
09DE 2F
0803+j 
0804+ CPL }SET BUSY FLAG
09DF 324920 Q805+ LD (ADBUSY),A
G9E2 3E02
0806+j
0807+ LD A,I01H SHI 13 }SELECT A/D 1
09E4 D394 0808+ OUT (PIQC),A
09E6
08I9+;
0810+ EPNXT }HAIT FOR CONVERSION




09EB CB7F 0814+ BIT 7>A
09ED CO 0815+ RET NZ .
09EE DB96
0816+}
0817+ IN A,(PIOD) }CONVERTED DATA








(PIOC),A }RESET A/D 1 SELECT
09F4 324920 0821+ LD (ADBUSY).A }RESET BUSY FLAG
09F7 FI 0822+ POP AF
09F8 5F 0823 LD E>A
09F9 1600 0824 LD D,0
09FB 21D515 0825 LD HL,VLIN }VOLTAGE LINEARISING TABLE
09FE 19 0826 ADD HL,DE
09FF 7E 0827 LD A}(HL)




0A03 11AC09 0831+ LD DE,VFAD










0848 ; MACROS USED TO SCAN ?m KEYS OF SPECIFIED ROW
0841 j AND CALL ANY OF FOUR ROUTINES.
0842 ; ONLY INITIAL KEY DEPRESSION RECOGNISED.
0843 )
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0844 KYDETi MACRO «ROW
0845 LD B,1 SHL ItROW-11
0846 LD HL,KEYSTQ+l*ROW-ll
0847 CALL KEY jLOQK FOR DEPRESSED KEY
0848 MEND
0849 j
0850 KYCILL: MACRO «l,fR2,#R3tIR4
0851 LD Cj(HL) ¡SAVE OLD STATE
0852 LD (HL),A }SAVE STATE OF KEYS
0853 XQR C jDISCOVER CHANGES
0854 AND (HL) ¡ONLY NEW DEPRESSIONS
0855 LD B,A jSAVE ACC
















0871 ; SUBROUTINE SCANS BOTTOM KEYS FOR DEPRESSED KEY
0872 ; TO MODIFY VOLTAGE AND SPEED REFERENCES
0873 ;
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OAOA 0874 VFKBD! KYDET
0A0A 0601 0875+ LD
0A0C 214320 0876+ LD
0A0F CD240B 0877+ CALL






0A14 2AÖÜ20 0883+ LD





0A1D ED5BÖ420 0888+ LD
0A21 2A022Ö 0889+ LD
ÖA24 19 0890+ ADD
ÜA25 110400 0891+ LD
0A28 19 0892+ ADD








ÖA2A 0601 C9Ö0+ LD
ÖA2C 214320 0901+ LD
ÖA2F CD24ÖB 0902+ CALL
ÖA32 0903 KYCALL
ÖA32 4E 0904+ LD
ÖA33 77 0905+ LD
ÖA34 A9 0906+ XQR
ÖA35 A6 0907+ AND
ÜA36 47 0903+ LD








0A41 CB50 0915+ BIT
ÖA43 C4520B 0916+ 
0917+j
CALL
ÖA46 CB48 8918+ BIT













KEY ;LOOK FOR DEPRESSED KEY 
(HL) }COMPARE TO LAST STATE
Z }RETURN IF SAME
4 ¡WAIT FOR KEY DEBOUNCE 
4
HL,(CKREGP) }GET CURRENT TICK COUNT
(TIHLOC),HL }PUT IN TEMPORARY STORE 
}ENTRY POINT TO NEXT INSTR.
EP01
DE,(TIHLOC) }STORED TIKE
HL,(CKREGN) j-VE COUNTING CLOCK ,
HL,DE }-VE TIME ELAPSED
DE,4 }DIRECT TIME DELAY 
HL,DE }ADD TIKE DELAY 
C }RETURN IF TIME NOT UP
TIMLOC+2 ;ADDX FOR NEXT TIMER
TIMCNT+2 }STORAGE BYTE COUNTER
1 }CHECK FIRST ROW AGAIN
B,1 SHL 11-13 
HL,KEYSTO+ll-13
KEY }LGOK FOR DEPRESSED KEY 
P LDN,P LUP,SPDN,SPUP
}SAVE OLD STATE 
(HL),A jSAVE STATE OF KEYS 
C jDISCOVER CHANGES
(HL) jONLY HEW DEPRESSIONS
B,A }SAVE ACC
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0A52
0929 }
0930 j SUBROUTINE SCANS SECOND ROW OF KEYS FOR INPUT
0931 } FIRST TWO KEYS INCREMENT OR DECREMENT PRESET
0932 } SPEED REFERENCE.
0933 ; FIFTH KEY LOADS PRESET INTO REFERENCE LOCATIONS.
0934 j
0935 PRESET; KYDET 2 }FETCH KEY DATA
QA52 8602 0936+ LD B,1 SHL 12-11
0A54 214420 0937+ LD HL,KEYST0+t2-ll
0A57 CD240B 0938+ CALL KEY }LOQK FOR DEPRESSED KEY
ÜA5A BE 0939 CP (HL) }COMPARE TO PREVIOUS STATE
0A5B C8 0940 RET Z }RETURN IF SAME
ÖA5C
0941 }
0942 EPWAIT 4 }WA1T FOR KEY DF.BQUNCE
ÖA5C 0943+ EPT1 4
ÖA5C 2A0Q20 0944+ LD HL,(CKREGP) }GET CURRENT TICK COUNT
ÖA5F 220620 0945+ LD (TIMLOC),HL }PUT IN TEMPORARY STORE
GA62 0946+ EPNXT }ENTRY POINT TO NEXT INSTR.
ÜA62 CD7308 0947+ CALL EP01
CA65 ED5B0620
0948+j 
0949+ LD DE,(TIMLOC) ;STORED TIME
9A69 2A022Ö 0950+ LD HL,(CKREGN) j-VE COUNTING CLOCK
ÜA6C 19 0951+ ADD HL,DE }-VE TIME ELAPSED
8A6D 110400 0952+ LD DE,4 }DIRECT TIME DELAY
0A78 19 0953+ ADD HL,DE }ADD TIME DELAY






DEFL TIMLOC+2 }ADDX FOR NEXT TIMER




0960 KYDET 2 }FETCH DATA AGAIN
ÖA72 8602 0961+ LD B,1 SHL 12-11
0A74 214420 0962+ LD HL,KEYST0+12-11




ÖA7A 4E 0966+ LD C,(HL) } SAVE OLD STATE
0A7B 77 0967+ LD (HL),A }SAVE STATE OF KEYS
0A7C A9 0968+ XÖR C }DISCOVER CHANGES
ÖA7D A6 0969+ AND (HL) }DNLY NEW DEPRESSIONS
0A7E 47 0970+ LD B,A }SAVE ACC
0A7F CB60 0971+ BIT 4,B }TEST 4TH BIT

















ÖA95 C49F0A 0985 CALL NZ,REFGO
B-25
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0986 \
0A98 0987 EPMOD PRESET }RESTORE ENTRY POINT
0A98 11520A 0988+ LD DE,PRESET









SUBROUTINE TO TRANSFER REFERENCE PRESETS INTO 
REFERENCE LOCATIONS SO THAT SYSTEM RESPONDS.
0A9F 213D20 0996 REFGQî LD HLjPSREF jSPEED PRESET
0AA2 113B2Ü 0997 LD DEjSREF ¡SPEED REFERENCE
0AA5 010200 0998 LD BC,2 ¡2 BYTES
0AA8 EDB0 0999 LDIR ¡TRANSFER





1004 } SUBROUTINE TO SCAN THIRD ROW OF KEYS FOR INPUT
1005 j TO ADJUST THE SYSTEM RESPONSE DELAY.
1006 ) FIRST TWO KEYS DECREMENT OR INCREMENT THE DELAY,
1007 } THIRD 6 FOURTH HALVE OR DOUBLE THE DELAY.
1008 }
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OAAB 1009 RSPADJ*. KYDET
OAAB 0604 1010+ LD
OAAD 214520 1011+ LD
0 ABO CD24ÖB 1012+ CALL






ÖAB5 2A0020 1018+ LD





GÄBE ED5B0820 1023+ LD
ÖAC2 2A0226 1024+ LD
0AC5 19 1025+ ADD
ÖAC6 110400 1026+ LD
0AC9 19 1027+ ADD







OACB 0604 1035+ LD
OACB 214520---” HB6+— LD




0AD3 4E 1040+ LD
ÖAD4 77 1041+ LD
0AD5 A9 1042+ XOR
0AD6 A6 1043+ AND
ÖAD7 47 1044+ LD












ÖAE7 CB48 1154+ BIT





OAEC 11ABOA 1059+ LD
3 }FETCH KEY DATA
R,1 SHL [3-13 
HL,KEYST0+i3-l)
KEY }L00K FOR DEPRESSED KEY 
(HL) }COHPARE TO LAST STATE 
Z jRETURN IF SAME
4 }WAIT FOR KEY DEBOUNCE 
4
HL,(CKREGP) }GET CURRENT TICK COUNT
(TIMLOC),HL 
EP01
}PUT IN TEMPORARY STORE 
}ENTRY POINT TO NEXT INSTR.
DE,(TIMLOC) }STORED TIME
HL,(CKREGN) }-VE COUNTING CLOCK
HL,DE }-VE TIME ELAPSED
DE,4 }DIRECT TIME DELAY
HL,DE iADD TIME DELAY
C iRETURS IF TIME NOT UP
TIMLOC+2 lABDX FOR NEXT TIMER
TIHCNT+2 jSTORAGE BYTE COUNTER
3 }FETCH DATA AGAIN
B, 1 SHL [3-13 
HL,KEYST0+13-13
KEY }LOOK FOR DEPRESSED KEY
RDEC,RINC,RHALF,RTWICE
C, (HL) }SftVE OLD STATE
(HL),A jSAVE STATE OF KEYS 
C ;DISCOVER CHANGES
(HL) }ONLY NEW DEPRESSIONS
B,A }SAV£ ACC








RSPADJ R̂ESTORE ENTRY PT. 
DE,RSPADJ
B-27
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0AF2 C9 1062 RET
EPB2
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1064 »
1065 \ SUBROUTINE THAT DISPLAYS CONTENTS OF ADDRESS
1066 } SPECIFIED ON TWO ADJACENT DISPLAYS.
1067 } ENTRY: HL ADDRESS OF DATA
1068 ; B . DISPLAY SELECT MASK
1069 j REGS USED: AF,BC,DE,HL,IX
1070 j
0AF3 7E 1071 D1SP; LD A,(HL) ¿TAKE SNAPSHOT OF DATA
ÖAF4 214220 1072 LD HLjDISTMP ¿TO TEMP STORE
GAF7 77 1073 LD (HL),A
ÜAFB AF 1074 XOR A ¿CLEAR ACC
ÖAF9 ED6F 1075 RLD ¿MOVE IN MS 4 BITS
ÖAFB CDOAGB 1076 CALL OUTDIS ¿DISPLAY
OAFE CB38 1077 SRL B jSELECT NEXT DISPLAY
0806 ED6F 1078 RLD ¿MOVE IN LS 4 BITS
ÜBÖ2 CDOAOB 1079 CALL OUTDIS
ÖB05 CB38 1080 SRL B ¿NEXT FOR MORE CALLS
ÖB07 ED6F 1081 RLD RESTORE SNAPSHOT DATA
0BÜ? C9 1082 RET
1083 ;
ÖBÖA DD21A6Û7 1084 OUTDISi LD IXjSEGTBL ¿SEGMENT PATTERN TABLE
OBOE 5F 1085 LD M ¿SAVE ACC
OBOF AF 1086 XOR A
OBI 0 57 1087 LD D,A jCLEAR REG D
QB11 D38C 1088 OUT (DIGOUT),A jBLANK THE DISPLAY
CB13 DD19 1089 ADD IX,DE ¿POINTER TO SEG TABLE
0B15 DD7E00 1090 LD A,(IX+0) ¿FETCH SEGMENT PATTERN
ÖB18 D388 1091 OUT (SEGOUT),A ¿WRITE TO SEGMENT LATCH
OBlft 78 1092 LD A,B ¿FETCH DISPLAY SELECT
0B1B D38C 1093 OUT (DIGOUT), A ¿OUTPUT
ÖB1D 7B 1094 LD A,E ¿RESTORE ACC
OB1E 1E2D 1695 LD E,02BH ¿WAIT 1 HILIISECOND
ÖB20 ID 1096 OUTli DEC E
OB21 2QFD 1097 JR NZ,0UT1 ¿LOOP UNTIL TIME UP
OB23 C9 1098 RET
1099 }
1100 i SUBROUTINE SCANS KEYBOARD FOR A DEPRESSED KEY,
1101 j ENTRY: B CONTAINS ROW SELECTION (BIT SET)
1102 } EXIT: A CONTAINS KEY PATTERN (BITS SET)
1103 j
0B24 3E7F 1104 KEY-. LD A,07FH ¿CLEAR DISPLAYS
ÜB26 D388 1105 OUT (5EG0UT),A
0B28 78 1106 LD A,B ¿ROW SELECTION
0B29 D38C 1107 OUT (DIGOUT),A
0B2B DB9I 1108 IN A,(KEY1N) ¿READ KEYS
ÜB2D F6E0 1109 OR OEOH ¿MASK
0B2F 2F 1110 CPL ¿DEPRESSED KEYS=1
0B36 C9 1111 RET
B-29
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} MACRO AND SUBROUTINES TO INCREASE OR DECREASE 
; REFERENCE VALUE IN MEMORY
t>
1117 MOD*. MACRO SLOC,SLIMIT >%TBL*4UP
1118 LD HL,fLOC ¡DATA ADDRESS
1119 LD DELIMIT ¡ADDX OF LIMIT
1120 LD IY,STBL ¡CONTAINS DECIMAL
1121 IF SUP NE 0
1122 LD C,(IX+1) ¡MAX LIMIT
1123 CALL MINC ¡INCREASING
1124 EHDIF
1125 IF SUP EQ 0
1126 LD C.dX+O) ¡MIN LIMIT








THIS ROUTINE INCREMENTS THE CONTENTS OF A BINARY 
DATA LOCATION UP TO A MAXIMUM LIMIT AND 
INSERTS THE DECIMAL VALUE IN THE SUBSEQUENT 
LOCATION
1135 j ENTRY: HL DATA ADDRESS
1136 î C DATA MAXIMUM LIMIT
1137 j 1Y ADDX OF DECIMAL TABLE
1138 }
ÖB31 F5 1139 MINC; PUSH AF ¡PRESERVE ACC AND FLAGS
ÖB32 7E 1140 LD A,(HL> jFETCH BINARY DATA
0B33 B9 1141 CP C ¡TEST FOR MAXIMUM
SB34 2804 1142 JR Z, MINCI ¡FINISH IF AT MAXIMUM
1143 }
0B36 34 1144 INC (HL) }INCREMENT DATA
0B37 CD470B 1145 CALL DECOAL ¡LOAD DECIMAL EQUIVALENT
1146 ;
0B3A FI 1147 MINCI; POP AF ¡RESTORE REGISTERS AND FLAGS
0B3B C9 1148 RET
1149 ;
1150 } THIS ROUTINE DECREMENTS THE CONTENTS OF A BINARY
1151 } DATA LOCATION AND INSERTS THE DECIMAL VALUE
1152 \ IN THE SUBSEQUENT LOCATION
1153 } ENTRY; HL DATA ADDRESS
1154 } C DATA MINIMUM LIMIT
1155 j IY ADDX OF DECIMAL TABLE
1156 }
ÜB3C F5 1157 MDEC: PUSH AF
0B3D 7E 1158 LD A,(HL)
0B3E B9 1159 CP C
ÖB3F 2804 1160 JR ZjMDECl
1161 ;
ÖB41 35 1162 DEC (HL)
0B42 CD470B 1163 CALL DECVAL
1164 ;
0B45 FI 1165 «DECI : POP AF




} MACRO TO LOAD CONTENTS OF ADDRESS SPECIFIED INTO 
> SCRATCH DISPLAY LOCATION
B- 30
1170 j
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1171 VIEW; MACRO HOC
1172 LD A, (HOC) jDATA FOR DISPLAY
1173 LD (THPDIS),A }INTO SCRATCH LOC'N
1174 HEND
1175 }
1176 } SUBROUTINE TO LOAD A VALUE FROM A LOOKUP TABLE INTO
1177 } A DATA LOCATION IN MEMORY, SUBSEQUENT TO THE
1178 } LOCATION WHICH POINTS TO THE TABLE.
1179 }
1180 j ENTRY; HL ADDX OF POINTER
1181 j IY BASE ADDRESS OF TABLE
1182 j
1183 j REGS USED AF,DE,HL,1Y
1184 j
0B47 1600 1185 DECVAL: LD D,0 }CLEAR REG D
ÖB49 5E 1186 LD E,(HL) ;DE IS RELATIVE POINTER




0B4C 23 1189 INC HL ;DESTINATION ADDX
ÖB4D FD7E0Ö 1190 LD A,(IY+0);FETCH VALUE
ÜB50 77 1191 LD (HL),A jftKD STORE
CB51 C9 1192 RET
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1194 {
1195 } SPEED REFERENCE
1196 }
0B52 1197 SPDN: MOD SREF,SLIM,FVAL,Ö
ÜB52 213B2Ö 1198+ LD HL,SREF {DATA ADDRESS
ÖBÜ5 DD21QÖ1Q 1199+ LD IX,SL1H jADDX OF LIMIT
ÜB59 FD217F0E 1200+ LD IY,FVAL {CONTAINS DECIMAL
ÖB5D DD4E00 1206+ LD C,(lX+0> {HIN LIMIT
GB6Q CD3C0B 1207+ CALL MDEC D̂ECREASING
0B63 1209 VIEW SREFD
0B63 3A3C20 1210+ LD A>(SREFD) {DATA FOR DISPLAY
m b 324120 1211+ LD CTHPDIS)?A {INTO SCRATCH LOC'N
QB69 C9 1212 RET
1213 {
QB6A 1214 SPUP; MOD SREF,SLIM,FVAL,1
0B6A 213B26 1215+ LD HLjSREF i DATA ADDRESS
ÜB6D DD21ÖÖ16 1216+ LD IX,SLIM {ADDX OF LIMIT
ÜB71 FD217FÖE 1217+ LD 1Y,FVAL ;CONTAINS DECIMAL
0B75 DD4EÖ1 1219+ LD C,(IX+1) {MAX LIMIT
ÖB78 CD31ÖB 1220+ CALL H1NC }INCREASING
0B7B 1226 VIEW SREFD
0B7B 3A3C20 1227+ LD A,(SREFD) {5ATA FOR DISPLAY
ÖB7E 324120 1228+ LD (TMPDIS),A jlHTG SCRATCH LOC'N
OBOI C9 1229 RET
1230 }
1231 ; VOLTAGE REFERENCES
1232 {
0B82 1233 PLDN; HOD VREF,VLIH,WAL,Q
ÖB82 213520 1234+ LD HL,VREF {DATA ADDRESS
QB85 BP21021Ö 1235+ LD IX,VLIM ;ADDX OF LIMIT
CB89 FD211610 1236+ LD IY,VVAL {CONTAINS DECIMAL
0B8D DD4E00 1242+ LD CjdX+O) >HIN LIMIT
SS9Ö CD3C0B 1243+ CALL «DEC {DECREASING
0B93 1245 ^ VIEW - VREFD---
0B93 3A3620 1246+ U A,(VREFD) {DATA FOR DISPLAY
0896 324120 1247+ LD (TKPDIS),A {INTO SCRATCH LOC'N
0B99 C9 1248 RET
1249 j
0B9A 1250 PLUPs MOD VREF,VLIH,WAL,1
0B9A 213520 1251+ LD HL,VREF jDATA ADDRESS
0B9D DD21Q21Ö 1252+ LD IXjVLIM {ADDX OF LIMIT .
ÖBA1 FD21161Ö 1253+ LD 1Y,VVAL jCONTAINS DECIMAL
OBAS DD4E01 1255+ LD C,(IX+1) {MAX LIMIT
ÖBA8 CD310B 1256+ CALL MINC {INCREASING
ßBAB 1262 VIEW VREFD
OB AB 3A362Ö 1263+ LD A, (VREFD) {DATA FOR DISPLAY
ÖBAE 324120 1264+ LD (TMPD1S),A {INTO SCRATCH LOC'N
QBB1 C9 1265 RET
1266 }
1267 i SPEED PRESET
1268 { •
0BB2 1269 PFDN: MOD PSREF,SLIM,FVAL,0
ÖBB2 213D20 1270+ LD HL,PSREF {DATA ADDRESS
0BB5 DD210Q18 1271+ LD IX,SLIM {ADDX OF LIMIT
ÜBB9 FD217F0E 1272+ LD IY,FVAL {CONTAINS DECIMAL
QBBD DD4E06 1278+ LD C,(IX+0) {HIN LIMIT
OBCO CD3C0B 1279+ CALL MDEC {DECREASING
B -  3 2
CROKEMCO CD05 230 ASSEMBLER v e r s io n  0 2 ,1 ?  PAGE 0032
D IG ITAL INVERTER MODULATION CONTROLLER -  M.E. PROJECT -  T.D.STRASSER
ÖBC3 1281 VIER PStEFD
CBC3 3A3E20 1282+ LD A,(PSREFD) ¡DATA FOR DISPLAY
0BC6 324120 1283+ LD (TMPDIS),A ¡INTO SCRATCH LOC'N
ÜBC9 C9 1284 RET
1285 ¡
OBCA 1286 PFUP: MOD PSREF,SLIH,FVAL,1
ORCA 213D20 1287+ LD HL.PSREF ¡DATA ADDRESS
OBCD DD210010 1288+ LD IXjSLIM ;ADDX OF LIMIT
QBD1 FD217FÖE 1289+ LD IY,FVAL ¡CONTAINS DECIMAL
0BD5 DD4EÖ1 1291+ LD C,(IX+1) ¡MAX LIMIT
0BD3 CD310B 1292+ CALL MINC ¡INCREASING
9BBE 1298 VIER PSREFD
OBDB 3A3E2Ö 1299+ LD A, (PSREFD) ¡DATA FOR DISPLAY
ÖBDE 324120 1300+ LD (THPDIS),A ¡INTO SCRATCH LOC'N
QBE1 C9 1301 RET
1302 j
ÖBE2 213D2Ü 1303 STOP; LD HL.PSREF ¡DATA ADDRESS
ÖBE5 3A0810 1304 LD A,(SLIM) ¡LIMIT
ÖBE8 77 1305 LD (HL),A
ÖBE9 FD217FSE 1306 LD IY,FVAL ; TABLE lIF DECIMALS
ABED CD470B 1307 CALL DECVAL
8BF8 1308 VIEW PSREFD
ÖBFÖ 3A3E2Ö 1309+ LD A,(PSREFD) ¡DATA FOR DISPLAY
ÖBF3 324120 1310+ LD (THPDIS),A ¡INTO SCRATCH LOC'N
ÖBF6 C9 1311 RET
1312 }
ÖBF7 213D20 1313 FILL; LD HL,PSREF
OBFA 3A0110 1314 LD A,(SLIH+1) ¡UPPER LIMIT
ÖBFD 77 1315 LD (HL),A
ÖBFE FD217F0E 1316 LD IYjFVAL
0C02 CD470B 1317 CALL DECVAL
0CQ5 1318 VIEW PSREFD
0C05 3A3E20 1319+ LD A,(PSREFD) ¡DATA FOR DISPLAY
0C08 324120- - L320+ - LD (THPDIS),A ¡INTO SCRATCH LOC'N—
OCOB C9 1321 RET
1322 ¡
1323 }
1324 : SUBROUTINES TO ADJUST RESPONSE TIMES
1325 }
ÖC0C 2A3F20 1326 RDEC: LD HL,(STEP) ¡DELAY TIME
0CÜF 2B 1327 DEC HL
OCIO 223F2Ö 1328 LD (STEP),HL
0C13 Í329 VIEW STEP ¡DISPLAY LOW BYTE
ÖC13 3A3F20 1330+ LD A, (STEP) ¡DATA FOR DISPLAY
0C16 324120 1331+ LD (THPDIS),A ¡INTO SCRATCH LOC'N
0C19 C9 1332 RET
1333 }
OCIA 2A3F20 1334 RING; LD HL,(STEP >
0C1B 23 1335 INC HL
OCIE 223F2Ö 1336 LD (STEP),HL
0C21 1337 VIEH STEP
0021 3A3F2Ö 1338+ LD A, (STEP) ¡DATA FOR DISPLAY
0C24 324120 1339+ LD (THPDIS),A ¡INTO SCRATCH LOC'N
0C27 C9 1340 RET
1341 j
0C28 2A3F2Ö 1342 RHALF; LD HL,(STEP)
0C2B CB3C 1343 SRL H ¡16 BIT RIGHT SHIFT
B - 3 3
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0C20 CHID 1344 RR L
QC2F 223F2Ö 1345 LD (STEP),HL
0C32 1346 VIE« STEP
0C32 3A3F20 1347+ LD A,(STEP) ;DATA FOR DISPLAY
0C35 324120 1348+ LD (THPDIS),A jINTO SCRATCH LOC'N
0C38 C9 1349 RET
1358 j
0C39 2A3F20 1351 RTWICE*. LD HL,(5TEP)
0C3C 29 1352 ADD HL,HL
0C3D 223F20 1353 LD (STEP),HL
0C48 1354 VIEW STEP
0C40 3A3F20 1355+ LD A,(STEP) ¡DATA FOR DISPLAY
ÖC43 32412Q 1356+ LD (TMPDIS)>A ¿INTO SCRATCH LOC'N
ÜC46 C9 1357 RET
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135? ;
1360 j ROUTINE THAT DISPLAYS NOMINATED DATA LOCATIONS
1361 ;
OL'47 0620 1362 INFORM: LD BjGOlODOGQB jMASK FOR L.H. DISPLAY
0C49 214120 1363 LD HLJMPDIS ;LAST ALTER 0 DISPLAY
0C4C CDF30A 1364 CALL DIBP
ÖC4F 213420 1365 LD HL,VACTD } ACTUAL VQLTrtGE
ÖC52 CDF30A 1366 CALL DISP
ÖC55 213A20 1367 LD HLjSACTD }ACTUAL SPEED
BC58 CDF30A 1368 CALL DISP
0C5B C9 1369 RET
1370 }
B-35
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1372 }
1373 } THIS ROUTINE MODIFIES;
1374 } FREQUENCY BY MANIPULATING TIME CONSTANT IN CTCO
1375 ; THIS PROGRAM MUST NOT RUN BETWEEN A/D SERVICING
1376 } AND THE VOLTAGE CONTROL PROGRAM, SINCE THE VOLTAGE
1377 ; REFERENCE «ILL BE WRONG, THUS PREVENTING FREQUENCY
1378 } CONTROL ACTION FROM TAKING Pt¿CE.
1379 }
0C5C 1380 FCTRL: EPCYCL (STEP) }RUN3 AT INTERVAL“(STEP)
0C5C 1381+ EPT1 (STEP)
0C5C 2A0020 1382+ LD HL,(CKREGP) }GET CURRENT TICK COUNT
0C5F 220A20 1383+ LD (TIMLOC) ,HL }PUT IN TEMPORARY STORE




0C65 ED5BGA20 1387+ LD DE,(TIMLOC) }STORED TIME
QCÒ9 2A0220 1388+ LD HL,(CKREGN) }-VE COUNTING CLOCK
GC6C 19 1389+ ADD HL,DE }-VE TIME ELAPSED
GC6D ED5B3F20 1390+ LD DE,(STEP) }DIRECT TIME DELAY
GC71 19 1391+ ADD HL,DE }ADD TIME DELAY
0C72 D8 1392+ RET C jRETURN IF TIME NOT UP
GC73 2A0Ü2G 1393+ LD HL,(CKREGP) }GET TIME NOW
ÜC76 220A28 1394+ LD (TIMLOC),HL }STORE FOR NEXT TIME
QC79 1395+ EPTQ
(2080 1396+TIKLOC: DEFL TIHLOC+2 }ADDX FOR NEXT TIMER




1401 } FIRST CHECK IF VOLTAGE IS COUPLED TO FREQUENCY
1402 }
GC79 DB81 1403 IN A,(PIOB) }FETCH MODE SWITCH STATUS
ÛC7B CB77 1404 BIT 6,A }TE8T STATUS
0C7D 28CB____ 1 M 5 _ _ JR. Z,FCTRL1 }SKIP IF NOT COUPLED____
1406 }
1407 } IF VOLTAGE IS COUPLED TQ FREQUENCY
1408 } CHECK THAT VOLTAGE IS CORRECT BEFORE ADJUSTING






CC82 3A3520 1414 LD A,(VREF) }VOLTAGE REFERENCE
0C85 213320 1415 LD HL,VACT jACTUAL VOLTAGE
GC88 BE 1416 CP (HL)
0C89 CO 1417
1418 }
RET NZ }IF NOT EQUAL,WAIT
1419 }
1420 } NOW DECIDE IF FRREQUENCY NEEDS TO BE ALTERED.
1421 }
DC8A 3A3B20 1422 FCTRL1: LD A,(SREF) }SPEED REFERENCE
0C8D 213920 1423 LD HL,SACT }ACTUAL SPEED
0C9G BE 1424 CP (HL)
0C91 2846 1425
1426 }
JR ZjFCTEND }JUMP IF EQUAL
0C93 F4400D 1427 CALL P,FRUP }INCREASE SPEED IF SLOW
0C96 FC520D 1428 CALL M,FRDN }DECREASE SPEED IF FAST
B-36
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0C99 3A3920
1429 }
1430 LD A,(SACT) ¡MODIFIED ACTUAL VALUE
0C9C 5F 1431 LD E,A
0C9D FE01
1432 ;
1433 ; CHECK SPEED
1434 j INTO CTCO.
1435 \
1436 CP
RANGE TO.LOAD APPROPRIATE CONTROL WORD 
1
0C9F 2007 1437 JR NZ,FCTRL2
QCAt 3E25 1438 LD A,025H jTIMER,256 PRESCALE
0C A3 322F2Ü 1439 LD (GEAR),A ¿STORE CONTROL NORD
0CA6 1B1F 1440 JR FCTRL5
0CA8 FEÜ2
1441 }
1442 FCT0L2i CP 2
OCAA 2007 1443 JR NZ,FCTRL3
OCAC 3E05 1444 LD A,05H ¿TIMER,16 PRESCALE
OCAE 322F20 1445 LD (GEAR),A
0CB1 1814 1446 JR FCTRL5
QCB3 FEOD
1447 >
1448 FCTRL3; CP 13
0CB5 2007 1449 JR NZ,FCTRL4
0CP.7 3E05 1450 LD A,B5H ¿TIMER,16 PRESCALE
0CB9 322F20 1451 LD (GEAR),A
OCBC 1809 1452 JR FCTRL5
ÜCBE FEOE
1453 '>
1454 FCTRL4: CP 14
OCCO 2005 1455 JR NZ,FCTRL5
0CC2 3E45 1456 LD A,045H jCOUNTER MODE
QCC4 322F20 1457 LD (GEAR) ,A
0CC7 AF
1458 j
1459 FCTRL5: XOR A jCLEAR ACC
ÛCC8 57 1460 LD D,A ;CLEAR REG D
0CC9 DD212BÜE 1461 LD IX,FRTBL ¿TIME CONSTANT TABLE
OCCD DD19 1462 ADD IX,DE ¿TABLE POINTER
OCCF 3A2F2Q
1463 }
1464 LD A,(GEAR) ¿TIMER MODE
0CD2 D384 1465 OUT (CTCO),A ¿LOAD TIMER
0CD4 DD7E00 1466 LD A,(IX+0) ¿TIME CONSTANT .



















1479 } THIS MODULE ADJUSTS INVERTER OUTPUT VOLTAGE
1480 } AT REGULAR INTERVALS DICTATED BY THE RESPONSE
1481 } RATE ADJUSTMENT MODULE.
1482 j
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OCEO 1483 VCTRL: EPCYCL (STEP) }RUNS AT INTERVAL (STEP) TICKS
0CE0 1484+ EPT1 (STEP)
OCEO 2A0020 1485+ LD HL,(CKREGP) }GET CURRENT TICK COUNT
0CE3 220C2C 1486+ LD (TIKLOC),HL }PUT IN TEMPORARY STORE
QCE6 1487+ EPNXT }ENTRY POINT TO NEXT INSTR
GCE6 CD7308 1488+ CALL EP01
1489+j
0CE9 ED5B0C20 1490+ LD DE,(TIHLOC) }STORED TIME
GCED 2A022C 1491+ LD HL,(CKREGN) }-VE COUNTING CLOCK
0CF0 19 1492+ ADD HL,DE }-VE TIME ELAPSED
0CF1 ED5B3F20 1493+ LD DE,(STEP) }DIRF.CT TIME DELAY
0CF5 19 1494+ ADD KL,DE }ADD TIME DELAY
0CF6 D8 1495+ RET C }RETURN IF TIME NOT UP
0CF7 2AC020 1496+ LD HL,(CKREGP) }GET TIME NO«
GCFA 220C20 1497+ LD (TIHLOC),HL }STORE FOR NEXT TIME
ÜCFD 1498+ EPTÜ
(200E) 1499+TIKLOC; DEFL TIKLOC+2 }ADDX FOR NEXT TIMER
(000A) 1500+TIMCNT’. DEFL TIKCNT+2 }STORAGE BYTE COUNTER
1501+}
1502 }
1503 } FIRST CHECK IF VOLTAGE IS COUPLED TO FREQUENCY
1504 }
OCFD DB81 1505 IN A,(PIOB) }FETCH MODE SWITCH STATUS
OCFF CB77 1566 BIT 6,A }TEST COUPLED SWITCH
0D01 281F 1507 JR Z,VCTRL1 }SKIP IF NOT
1508 }
1589 } MODIFY VOLTAGE REFERENCE ACCORDING TO ACTUAL FREQUENCY
1510 }
0D03 3A3920 1511 LD A,(SACT) }ACTUAL FREQUENCY STEP
ÛDÛ6 5F 1512 LD E,A
0D07 1600 1513 LD D,0
OD 09 DD215F1Ü 1514 LD IX,KTBL }FREQ-VOLT TABLE
ODOD DD19 1515 ADD IX,DE
ODOF DD7E08 1516 LD A,(IX+0) }VOLTAGE STEP NO
0D12 323520 1517 LD (VREF),A }STQRE AS REF.
0D15 5F 1518 LD E,A }DE=VOLT REF.
0D16 DD211610 1519 LD IX,VVAL }DECIMAL VOLT TABLE
ODIA DD19 1520 ADD H,D£
0D1C DD7E0Q 1521 LD ft, (1X+0) }DECIMAL VOLTAGE
0D1F 323620 1522 LD (VREFD),A }STORE
1523 }
1524 } NO« CONTROL VOLTAGE
1525 }
0D22 3A3120 1526 VCTRL1i LD A,(MODFLG) }CHECK MOD REQ FLAG
0D25 A7 1527 AND A
ÜD26 CO 1528 . RET NZ }WAIT IF BUSY
1529 } -
0D27 3A3520 1530 LD A,(VREF) }VOLTAGE REFERENCE
GD2A 213320 1531 LD HLjVACT }ACTUAL VOLTAGE
0D2D BE 1532 CP (HL)
OD2E CB 1533 RET Z }IF EQUAL NO ACTION
1534 j
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0D3A 212620 1542+ LD







P,VUP \INCREASE ACTUAL VOLTAGE
H,VDN ;DECREASE ACTUAL VOLTAGE
A,IFFH
(HODFLG),A }SET WAVE MOD REQ FLAG




CROHEMCO CDOS Z80 ASSEMBLER v e rs io n  0 2 .1 2  PAGE 003?
D IG ITAL INVERTER MODULATION CONTROLLER -  M.E. PROJECT -  T.D.STRASSER
ODIO 1549 FRUPi MOD
0D40 213920 1550+ LD
0D43 DD210G10 1551+ LD
CD47 FD217F0E 1552+ LD
DD4B DD4E01 1554+ LD




0D52 1563 FRDNs MOD
0D52 213920 1564+ LD
0D55 DD210010 1565+ LD
OD5? FD217F0E 1566+ LD
0D5D DD4E00 1572+ LD




0D64 1577 VUPi MOD
01)64 213320 1578+ LD
GD67 DD210210 1579+ LD
0D6B FD211610 1580+ LD
GD6F DD4E01 1582+ LD




01)76 1591 VDN: MOD
0D76 213320 1592+ LD
0D79 DD210210 1593+ LD
GD7D FD211610 1594+ LD
0D81 DD4E00 1600+ LD






IX, SLIM {ADDX OF LIMIT





IX, SLIM {ADDX OF LIMIT





IX, VLIH {ADDX OF LIMIT
IY, VVAL {CONTAINS DECIMAL
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1606 ;
1607 ;
1608 ; WAVEFORM SELECTION ROUTINE.
1609 } SELECTS A WAVEFORM PATTERN FOR OUTPUT ACCORDING
1610 } TO ACTUAL VOLTAGE STORED IN HENDRY.
1611 j IT THEN ACTIVATES LOADING OF THIS WAVEFORM
1612 } INTO THE PERIPHERAL PORT WHEN THE LOADING
1613 } PROGRAM BECOMES AVAILABLE.
1614 j
CD 83 AF 1615 WVSEL*. XOR A }CLEAR ACC
ÜD89 323120 1616 
1617 }
LD (HGDFLG),A } CLEAR REQ FUG
ODBC 213320 1618 LD HL,VACT }APDX OF VOLT REF
0D8F 4E 1619 LD C,(HL) }C=VOLT REF
ÜD98 AF 1620 XOR A }CLEAR ACC
0D91 47 1621 
1622 ;
LD B,A }BC=VQLT REF
1623 } NOW MULTIPLY VOLTAGE REFERENCE BY 18
1624 j AND ADD TO WAVEFORM REFERENCE ADDRESS
1625 j TO LOCATE CORRECT WAVEFORM.
1626 }
0D92 CB21 1627 SU C }Î6 BITS X 2
OD94 CB18 1628 
1629 j
RL B
ÜD96 50 1630 LD D,B }DE=BC TEMPORARY
0D97 59 1631 LD E,C
1632 }
0D98 CB21 1633 SLA C }16 BITS X 8
0D9A CBÎ0 1634 RL B
OD9C CB21 1635 SLA C
0D9E CB1I 1636 RL B
0DA0 CB21 1637 SLA C
0DA2 CB18 1638 RL B
- - 1639 ;-- — -- —
GDA4 21B318 1640 LD HL,WREF }WAVEFORM REF TABLE
0DA7 09 1641 ADD HL,BC ;+ 16 X V.REF
0DA8 19 1642
1643 j
ADD HL,DE }+ 2 X V.REF
1644 )
1645 j WAVEFORM ADDRESS IS CALCULATED, NOW WAIT FOR
1646 } THE LOADING PROGRAM TO BECOME AVAILABLE,
1647 ) GIVE IT THE ADDRESS, AND START IT.
1648 j
0DA9 222C2Q 1649 LD (WASTO),HL }SAV£ ADDRESS




ODAF 3A2E28 1653 LD A, (LDFLG) }IN PROGRESS FUG
QDB2 A7 1654 AND A }TEST IF SET
0DB3 CO 1655
1656 }
RET HZ }BUSY SO WAIT
1657 } PROGRAM AVAILABLE, SO SET UP OUTPUT
1658 }
CDB4 2A2C20 1659 LD HL,(WASTO) }RETRIEVE BUFFER ADDX
ODB7 222A20 1660 LD (WADBR),HL jADDX OF WAVEFORM
ODBA 3EFF 1661 LD A,0FFH jFLAG TRUE
ODBC 322E20 1662 LD (LDFLG),A }LOADING BUSY FUG
B - 4 1
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ODBF 1663 EPHQD
ODBF 118B0D 1664+ LD




0DC5 3A3120 1668 LD











UVSEL ¡RESTORE ENTRY POINT
DE,UVSEL
EP02
A,(M0DFLG) ¡MORE UORK FLAG
A ¡TEST IF SET
NZ ¡YES, NEXT ENTRY BILL HANDLE
¡NOTHING MORE TO DO,SO RETIRE 
EP03
B-42
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1678 ¿
1679 ¿ WAVEFORM LOADING ROUTINE - INTERRUPT DRIVEN
1680 ; BY SHIFT REGISTER LOGIC. .ORLY ACTIVE DURING
1681 ¿ WAVEFORM LOADING. EACH PASS ITi
1682 } 1) UPDATES SHIFT REGISTER POSITION COUNTER
1683 } RANGE IS -18 TO 17
1684 } 2) OUTPUTS NEXT BYTE FROM BUFFER
1685 ¿ IF LOAD FLAG IS TRUE
1686 ;
ODCE F5 1687 LOADs PUSH AF ¿SAVE REGISTERS
ODCF C5 1688 PUSH BC
ODDO D5 1689 PUSH DE
ODDI E5 1690 PUSH HL
0DD2 DDE5 1691 PUSH IX
0DD4 FDE5 1692 PUSH IY
0DD6 FB 1693 El
1694 }
ÜDD7 3A3020 1695 LD A,(WNXT) ¿POSITION COUNTER
ODDA 4F 1696 LD C,A ¿SAVE FOR LATER
ÜDDB 3C 1697 INC A ¿UPDATE COUNTER
ODDC FE12 1698 CP 18 ¿TEST FOR MAXIMUM
ODDE 2002 1699 JR N2,L0AD1 ¿STILL IN RANGE
ODEÖ ED44 1700 NEG ¿REACHED LIMIT
0DE2 323020 1701 LÖAD1! LD (WNXT),A ¿STORE COUNTER
1702 ¿
0DE5 3A2E2Ö 1703 LD A,(LDFLG) ¿LOADING TO BE DONE?
0DE8 A7 1704 AND A
0DE9 2836 1705 JR Z,LDEND ¿NO, SKIP
1706 ;
1707 J LOADING ACTIVE, SO LOAD PIO WITH NEXT BYTE
1708 }
CDEB 2A2A20 1709 LD HL,(UADDR) ¿OUTPUT BUFFER ADDRESS
ÜBEE AF 1710 XQR A ¿CLEAR ACC
ODEF 57 1711 LD D,A ¿CLEAR REG D
ÖDFÖ 47 1712 LD B,A ¿CLEAR REG B
QDF1 79 1713 LD A,C ¿SHIFT REGISTER PQS'N
0DF2 FEOÜ 1714 CP 0 ¿CHECK FOR SIGN
0PF4 F2FCQD 1715 JP P,L0AD2 ¿SKIP IF POSITIVE
ÖDF7 C612 1716 ADD 18 } CONVERT TO POSITIVE
ÜDF9 4F 1717 LD C,A
ODFA 16FF 1718 LD D,0FFH ¿NEGATIVE FLAG
1719 *
CDFC 09 1720 L0AD2: ADD HL,BC ¿POINT TO OUTPUT BUFFER
ODFD 0E80 1721 LD C,PIOA ¿OUTPUT DEVICE ADDRESS
ODFF 46 1722 LD B,(HL) ¿GET BYTE TO BE OUTPUT
1723 j
OEOÜ 7A 1724 LD A,D ¿TEST FOR NEGATIVE
0E01 A7 1725 AND A
0E02 2803 1726 JR Z,L0AD3 ¿SKIP IF POSITIVE
0E04 78 1727 LD A,B
0E05 2F 1728 CPL ¿COMPLEMENT BYTE
0E06 47 1729 LD B,A
1730 }
ÖEÖ7 ED41 1731 L0AD3: OUT (C),B ¿OUTPUT BYTE
1732 }
QEÜ? 3A3220 1733 LD A,(NLOADS) ¿BYTES LOADED COUNTER
OEOC 3C 1734 INC A
B-43
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OEOD 323228 1735 LD (NLOADS),A jSTORE
1736 }
CEI 0 FE12 1737 CP 18 ¡.TEST IF FINISHED
0E12 2000 1738 JR NZ,LDEND jNOT FULLY LOADED
1739 j % .
1740 j 18 BYTES LOADED INTO SHIFT REGISTER, SO FINISH UP
1741 j
ÖE14 AF 1742 XQR A
ÖE15 323220 1743 LD (NLOADS),A ;RESET BYTE COUNTER
0E18 322E20 1744 LD (LDFLG),A }CLEAR IN PROGRESS FLAG
1745 j
0E1B DB81 1746 IN A,(PIOB) jSET OUTPUT ENABLE
0E1D CBC7 1747 SET 8,A
QE1F D381 1748 OUT (PIOB),A
1749 \
0E21 FDE1 1750 LDENDi POP IY }RESTORE REGISTERS
SE23 DDE1 1751 POP IX
ÖE25 El 1752 POP HL
BE26 Di 1753 POP DE
0E27 Cl 1754 POP BC
3E28 FÎ 1755 POP AF
ÖE29 ED4D 1756 RETI
1758 \
1759 } TABLE OF TIME CONSTANTS TO LOAD INTO CTCO
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1760 j TO ADJUST
1761 i
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1778 }
1779 } TABLE OF DECIMAL EQUIVALENTS TO THE SPEED VALUES.
1780 } FREQUENCIES ARE THOSE OF THE OUTPUT FUNDAMENTAL.
1781 }
0E7F 0101 1782 FVALi DEFB 01H,01H }RANGE 1
0E8Î 02030405
0607





































0ECF 91949699 1796 DEFB 91H,94H,96H,99H
B-4-6
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1798 }
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i SPEED AND VOLTAGE LIMITING VALUES
1000 (0002) 1836 SLIM*, DEFS 2 jMINIMUM AND MAXIMUM
1002 (0002) 1837 VLIM; DEFS 2 jMINIMUM AND MAXIMUM
1838 ;
1839 ; INITIAL CONDITIONS OF KEY VARIABLES
1840 j
1004 (0001) 1841 GEARR; DEFS 1 ¡MODE
1005 (0001) 1842 DEFS 1 jWNXT
1006 (0001) 1843 DEFS 1 jMODFLG
1007 (0001) 1844 DEFS 1 jNLOADS
1808 (0002) 1845 DEFS 2 }VACT
100A (0002) 1846 DEFS 2 jVREF
HOC (0002) 1847 DEFS 2 jPVREF
100E (0002) 1848 DEFS 2 jSACT
1010 (0002) 1849 DEFS 2 jSREF
1012 (0002) 1850 DEFS 2 jPSREF
1014 (0002) 1851 DEFS 2 jSTEP
1852 }
1853 ; TABLE OF DECIMAL VOLTAGE VALUES TO BE USED FOR
1854 j DISPLAY PURPOSES.
1855 j
1016 (0049) 1856 VVAL*. DEFS 73
1857 j
1853 i TABLE TO CROSS RELATE VOLTAGE AND FREQUENCY.
1859 } INDEX IS FREQUENCY, VOLTAGE IS OUTPUT.
1860 j
105F (0054) 1861 KTBL; DEFS 84 }MAX 84 SPEED STEPS 0-83
j TABLE OF REFERENCE WAVEFORMS TO LOAD DIRECTLY 
; INTO SYSTEM OUTPUT BUFFERS,





















(****« end of include »****)
1875
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1883 EPRWM BASE ¡EXECUTIVE DATA STORAGE
2000 (0002) 1S84+CKREGP: DEFS 2 ¡POSITIVE CLOCK REGISTER
2002 (0002) 1885+CKREGN: DEFS 2 ¡NEGATIVE CLOCK REGISTER
2004 (00CA) 1886+TIMTBL: DEFS TIMCNT ¡TIMER SCRATCH STORAGE
20 0E (001C) 1887+BASE: DEFS BASECNT ¡BASE PROGRAM LENGTH
202A (0002)
1888+}
1889 UADDR: DEFS 2 ¡ADDRESS OF WAVE BEING OUTPUT
202C (0002) 1890 UASTO: DEFS 2 ¡TEMP STORE FOR WAVE ADDRESS
202E (0001) 1891 LDFLG; DEFS 1 ¡LOAD PROGRAM BUSY FLAG
2C2F (GOOD 1892 GEAR: DEFS 1 ¡CURRENT CTCO OPERATING MODE
2030 (GOOD
1893 }
1894 WNXT: DEFS 1 ¡WAVEFORM POSITION COUNTER
2031 (0001) 1895 KODFLG: DEFS 1 ¡WAVEFORM MODIFICATION REQUEST FLAG
2032 (GOOD 1896 NLQADS: DEFS 1 ¡BYTES LOADED COUNTER
2033 (GOOD
1897 }
1898 VACT: DEFS 1 ¡CURRENT VOLTAGE STEP
2034 (GOOD 1899 VACTD: DEFS 1 ¡DECIMAL VERSION
2035 (0001)
1900 }
1901 VREF: DEFS 1 ¡REFERENCE VOLTAGE STEP
2036 (GOOD 19G2 VREFD: DEFS 1 ¡DECIMAL VERSION
2037 (GOOD
1903 }
1904 PVREF: DEFS 1 ¡PRESET VOLTAGE STEP
2038 (GOOD 1905 PVREFD: DEFS 1 ¡DECIMAL VERSION
203? (0001)
1906 ;
1907 SACT: DEFS 1 ¡CURRENT SPEED STEP
203A (0001) 1908 SACTD: DEFS 1 ¡DECIMAL VERSION
1909 j . ____ _______
203B (GOOD 1910 SREF: DEFS 1 ¡REFERENCE SPEED STEP
203C (0001) 1911 SREFD: DEFS 1 ¡DECIMAL VERSION
203D (GOOD
1912 }
1913 PSREF: DEFS 1 ¡PRESET SPEED REFERENCE
203E (GOOD 1914 PSREFD: DEFS 1 ¡DECIMAL VERSION
203F (0002)
1915 }
1916 STEP: DEFS 2 ¡SPEED UPDATE INTERVAL
2041 (GOOD
1917 }
1918 TMPD1S: DEFS 1 ¡LAST ALTERED VARIABLE
2042 (GOOD 1919 DISTMP: DEFS 1 ¡TEMPORARY STORE FOR DISPLAY
2043 (0006)
1920 }
1921 KEYSTO: DEFS 6 ¡KEYBOARD LAST STATE STORAGE
204? (0001)
1922 }
1923 ADBUSY: DEFS 1 ¡A/D CONVERTER BUSY FLAG
204A (0800)






CRQMEMCU CDOS Z80 ASSEMBLER version 82.12 PAGE 0050
SYMBOL TABLE
ADBUSY 2049 BASE 200E BASECN 001C CKREGN 2002 CKREGP 2000
CLOCK 08A8 CTCO 0084 CTC1 0085 CTC2 0086 CTC3 0087
D20MS 064F PECVAL CB47 DEFLT 0870 DIGOUT ODBC DISP 0AF3
DISTttP 2042 EP01 0873 EP02 087E EP03 0889 EP04 0895
ES0024 0954 ES0025 Q96C ES0029 098B ES0030 099A FCTEND 0CD9
FCTRL 0C5C FCTRL1 0C8A FCTRL2 0CA8 ‘ FCTRL3 0CB3 FCTRL4 OCBE
FCTRL5 0CC7 FLIN 0ED3 FRDN 0P52 FRTBL 0E2B FRUP 0P40
FULL 0BF7 FVAL 0E7F GEAR 202F GEARR 1004 INFORM 0C47
1KIT 0800 KEY 0B24 KEY1N 0090 KEYSTO 2043 KTBL 105F
LABEL 201B LDENP 0E21 LDFLG 202E LOAD OPCE LOAP1 CPE2
LOAD2 0DFC L0AD3 0E07 HPEC 0B3C MDEC1 0B45 HINC 0B31
HI NCI 0B3A MODE 0959 HOPEI G97E MODFLG 2031 NL.OADS 2032
QUT1 0B20 OUTDIS 0B0A PFDN CBB2 PFUP OBCA PICA 0082
PICB 0083 PICC 0095 PICD 0097 PIOA 0080 PIOB 0081
PIQC 0094 PIQP 0096 PLPN 8B82 PLUP 0B9A PRESET 0A52
PROMT 0800 PR0H2 1000. PSREF 2C3D PSREFD 203E PVREF 2037
PVREFD 2038 RDEC CCCC REFGO 0A9F RHALF 0C28 RINC 0C1A
RBPADJ 0AAB RTWICE 0C39 RUM 2000 SACT 2039 SACTP 203A
SHGQUT 0088 SEGTBL 07A6 SIN1T 08AE BINITI C8B4 SLIM 1000
SPDN CB52 SPUR 0B6A SREF 203B SREFP ?03C STACK 23A8
STEP 203F STOP CBE2 TIMCNT CODA TIHLOC 2GCE TIMTBL 2004
TKPDIS 2041 VACT 2033 VACTD 2034 VCTRL CCEG VCTRL1 0D22m 0D76 VFAP 09AC VFKBD OAOA VLIH 1002 VLIN 15D5





WASTD 202C WIKIT 0943 UNXT 2030 «REF 10B3
B-51
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ADBUSY 1923 0766 0771 0787 0800 0805 0821
BASE 1887 0516 0525 0534 0543 0552 0561 0570 0579 0588 0597 0604 0688 0612 0616 8620 
0634 0643 0664 0676 0680 0684 0692 0703 0715 0719 0723 1542
BASECN 0522 0531 0540 0549 0558 0567 0576 0585 8594 0681 1887
CKREGN 1885 0392 0394 0507 0889 0950 1024 1388 1491
CKREGP 1884 0389 0391 0505 0BB3 8944 1 01B 1382 1393 1485 1496
CLOCK 0483 6168
CTCO 0031 8 0 71 0079 0 0 81 1465 14 67




DLCVAL 1185 1145 1163 1367 1317
DEFLT 0178 0167 8169 0178 0172 0173 8174
DIGOUT 0040 1088 1093 1107
DISP 1971 1364 1 366 1368
D1STMP 1919 1072
EP01 0212 0777 0797 0811 0886 0947 1021 1385 1412 1488 1651













FCTRL5 1459 1440 1446 1452 1455
FLIH 1801 0791
FRDH 1563 1428
FR1BL 1762 0080 1461
FRUP 1549 1427
FliL 1313 0981
FVAL 1782 1200 1217 1272 1289 1306 1316 1552 1566




KEY 1104 0877 0902 0938 0963 1012 1037
KEYIN 0044 1108
KEYSTO 1921 0876 0901 0937 0962 1011 1036
K1BL 1861 1514
LABEL 0517 0520 0526 0529 0535 0538 0544 0547 0553 0556 0562 0565 0571 0574 0580 
0583 0589 0592 0599 0666 0669 0694 0697 0705 0708
LDEffl) 1750 1705 1738





«DEC 1157 1207 1243 1279 1 573 1601
MDEC1 1165 1160
MINC 1139 1220 1256 1292 1555 1583
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MI NCI 1147 1142
MODE 0657 1528
MODE1 0691 0659
MODFLG 1895 1526 1539 1616 1668
N'LOADS 1896 1733 1735 1743
OUT 1 1096 1097
OUTDIS 1084 1076 1079
PFDH 1269 0975
PFUP 1286 0978
PICA 0023 0102 0135 #137
PICB 0024 0111 0142 0144
PICC 0928 0120 0151 #153
PICD 0029 0129 0160
PIOA 0021 1721
PIQB 0022 0146 0657 1403 1505 1746 1748
PIOC 0026 8155 077 4 0 779 0 786 0808 0 813
PIOD 0027 0783 0817
PLDN 1233 091#
PLUP 1250 0913
PRESET 0935 0555 0784 8988
PRONI 0017 0062
PR082 »019 1832
PSREF 1913 0996 1270 1287 1303 1313







RSPADJ 1009 0564 1059
RTWICE 1351 1055
m 0018 0494 1882
SACT 1987--14234-43845U4 558 4564
SACTD 1908 1367




SLIM 1836 1199 1216 1271 1288 1304 1314
SPDN 1197 0916
SPÜP 1214 8919
SREF 1910 0794 0997 1198 1215 1422
SREFD 1911 1218 1227
STACK 0036 0063
STEP 1916 1326 1328 1330 1334 1336 1338
STOP 1303 0972
TIMCNT 0896 0957 1031 1397 1500 1886
TIHLOC 0884 0888 0895 0945 0949 0956 
1497 1499
TIHTBL 1886 0338
TMPBIS 1918 1211 1228 1247 1264 1283 1300







1342 1345 1347 1351 1353 1355 1390 1493
1019 1023 1030 1383 1387 1394 1396 1486 1490
1310 1320 1331 1339 1348 1356 1363
B-53
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1251 1414 1517 1530 ..
1522
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OPCODE CROSS REFERENCE LISTING
ADD 0792 0826 0890 0892 0951
1494 1515 1528 1641 1642
ADGET 8741 0765 8799
AND 0767 0801 0907 0969 1043
BIT 0658 0780 0814 0909 0912
1054 1404 1506
CALL 0485 0643 0777 0797 0811
0947 0963 0972 0975 0978
1060 1076 1079 1145 1163
1368 1385 1412 1427 1428
1673
CP 0667 0670 0695 0698 0706
1448 1454 1532 1698 1714
CPL 0770 0804 1110 1728
DEC 0216 0218 0233 0235 0249
DEFB 1762 1763 1764 1765 1766
1782 1783 1784 1785 1786
1801 1802 1803 1804 1805
1816 1817 1818 1819 1820
DEFL 0338 0339 0513 0516 0522
0570 0576 0579 0585 0588
1030 1031 1396 1397 1499
DEFS 1836 1837 1841 1842 1343
1867 1871 1884 1885 1886
1901 1902 1904 1905 1907
DEF« 0167 0168 0169 0170 0171
DI 0213 0228 0245
DJNZ 0499
El 0178 0221 0237 0253 0484
end 1926
ENDIF 0069 0100 0109 0118 0127
1293 1297 1556 1560 1570
EPCALL 0331 0641
EPCIKÎ 8402 8483 ----
EPCKI 0418 0503
EPCLK 0411
EPCHP 0306 0663 0691 0702
EPCYCL 0365 1380 1483
EPDIS 0296 0675 0714 0718
EPEHD 0442 0596
EPINIT 0456 0512
EPMOD 0269 0830 0922 0987 1058 1472
EPNXT 0261 0776 0796 0810 0885 0946
EPOFF 0277 1672
EPOH 0286 0603 0607 0611 0615 0619
EPRKM 8464 1883
EPRWH1 0475
EPSET 0429 0515 0524 0533 0542 0551
EPSTAT 5321
EPT0 0343 0894 0955 1029 1395 1498
EPT1 0358 0882 0943 1 017 1 381 1484
EPUAIT 0375 0881 0942 1016
EQU 0017 0018 0019 0021 0022
0036 0037 0039 0040 0042
EX 0220 0254
FORM 0011 0045 0182 0479 0489
1358 1371 1477 1548 1605
PAGE 0054
1025 1027 1089 1187 1352 1389 1391 1462 1492 
1721
1654 1669 1704 1725
0918 8971 0974 0977 0980 Q984 1 045 1 048 1 051
0877 0886 0902 0910 0913 0916 0919 0924 0938
0985 0989 1012 1021 1037 1046 1049 1052 1055
1220 1243 1256 1279 1292 1307 1317 1364 1366
1488 1535 1536 1555 1573 1583 1601 1651 1665
0878 0939 1013 1141 1159 1416 1424 1436 1442
0251 0393 0506 1096 1162 1327
1768 1769 1770 1771 1772 1773 1774 1775 1776
1788 1789 1790 1791 1792 1793 1794 1795 1796
1807 1808 1809 1810 1811 1812 1813 1814 1815
1822 1823 1824 1825
0531 0534 0540 0543 0549 0552 0558 0561 0567
0597 0601 0664 0692 0703 0895 0896 0956 0957
1845 1846 1847 1848 1849 1850 1851 1856 1861
1889 1891 1891 1892 1894 1895 1896 1898 1899
1910 1911 1913 1914 1916 1918 1919 1921 1923
0173 0174
1693
1208 1221 1225 1240 1244 1257 1261 1276 1280 
1584 1588 1598 1602
1384 1411 1487 1658 
0679 0683 0722 1541
0569 0578 0587
0024 0026 0027 0028 0G29 0031 0032 0033 0034
0647 0728 0836 0869 0928 1002 1063 1112 1193 
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IF 0066 0097 0106 0115 0124 1201 1205 1218 1222 1237 1241 1254 1258 1273 1277
1290 1294 1553 1557 1567 1571 1581 1585 1595 1599 
1« ÍQ72
IN 0657 0779 0783 0813 0817 1108 1403 1505 1746
INC 0390 0498 1144 1189 1335 1697 1734
INTLD 0051 0064 0095 0104 0113 0122 '
JP 0222 0255 1715
JR . 0162 0644 0659 0668 0696 0707 1097 1142 1160 1405 1425 1437 1440 1443 1446
1449 1452 1455 1507 1699 1705 1726 1738
KYCALL 0850 0903 0965 1039
KYDET 0844 0874 0899 0935 0960 1CG9 1034
LD 0063 0065 0067 0068 0070 0078 0080 0085 0087 0096 0101 0105 0110 0114 0119
0123 0128 0134 0136 0141 0143 0145 0150 0152 0154 0159 0217 0219 0234 0236
0252 0389 0391 0392 0394 0494 0495 0497 0504 0505 0507 0517 0518 0519 0520
0526 0527 0528 0529 0535 0536 0537 0538 0544 0545 0546 0547 0553 0554 0555
0556 0562 0563 0564 0565 0571 0572 0573 0574 0580 0581 0582 0583 0589 0590
0591 0592 0593 0599 0604 0605 0608 0609 0612 0613 0616 1617 0620 0621 0628
0629 0630 G634 0635 0665 0666 0669 0676 0677 0680 0681 0684 0685 1693 G694
G697 0704 0705 0708 0715 0716 0719 0720 0723 0724 0766 0771 0773 0787 0789
0790 0791 0793 0794 0800 0805 0807 0821 0823 0824 0825 0827 0828 0831 0875
0876 0883 0884 Q888 0889 0891 090C 0901 0904 8905 0908 0923 0936 0937 0944
0945 0949 0950 0952 0961 0962 0966 0967 0970 0988 0996 0997 0998 1010 1011
1018 1019 1023 1024 1026 1035 1036 1040 1041 1044 1059 1071 1072 1073 1084
1085 1087 1090 1092 1094 1095 1104 1106 1140 1158 1185 1186 1190 1191 1198
1199 1200 1206 1210 1211 1215 1216 1217 1219 122? 1228 1234 1235 1236 1242
1246 1247 1251 1252 1253 1255 1263 1264 1270 1271 1272 1278 1282 1283 1287
128B 1289 1291 1299 1300 1303 1304 1305 1306 1309 1310 1313 1314 1315 1316
1319 132G 1326 1328 1330 1331 1334 1336 1338 1339 1342 1345 1347 1348 1351
1353 1355 1356 1362 1363 1365 1367 1382 1383 1387 1383 1390 1393 1394 1414
1415 1422 1423 1430 1431 1438 1439 1444 1445 1450 1451 1456 1457 1460 1461
1464 1466 1473 1485 1486 1490 1491 1493 1496 1497 1511 1512 1513 1514 1516
1517 1518 1519 1521 1522 1526 1530 1531 1538 1539 1542 1543 155G 1551 1552
1554 1564 1565 1566 1572 1578 1579 1580 1582 1592 1593 1594 1600 1616 1618
___16!2Jf£U^U631._1640 1649 1653 1659 1660 1661 1662 1664 1668-1695 1696 -




MACRO 0051 0261 0269 0277 0286 0296 0306 0321 0331 0343 0350 0365 0375 0402 0411
0418 0429 0442 0456 0464 0475 0741 0844 0850 1117 1171
MOD 1117 1197 1214 1233 1250 1269 1286 1549 1563 1577 1591
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OPCODE CROSS REFERENCE LISTING
NEG 1700
NOP 0671 0699 0718
OR 1119
ORG 0062 0166 1832 1882
OUT 0071 0079 0081 0086 0088 0102 0111 0120 0129 0135 0137 0142 0144 0146 0151
0153 0155 0160 0774 0786 0808 0820 1088 1091 1093 1105 1107 1465 1467 1731
1748
POP . 0212 0214 0229 0230 0246 0247 0395 0396 0788 0822 1147 1165 1750 1751 1752
1753 1754 1755
POSH 0215 0231 0232 0248 0387 0388 0784 0818 1139 1157 1687 1688 1689 1690 1691
1692
RET 0238 0397 0673 0687 0701 0712 0726 0768 0781 0802 0815 0834 0879 0893 0926
0940 0954 0991 1QG0 1014 1028 1062 10B2 1098 m i 1148 1166 1192 1212 1229
1248 1265 1284 1301 1311 1321 1332 1340 1349 1357 1369 1392 1417 1476 1495
1528 1533 1546 1561 1575 1589 1603 U55 1670 1675
RETI 0179 0486 1756
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1628 1634 1636 1638 
1075 1078 1081 
1344 
1747
1627 1633 1635 1637
1077 1080 1343 '
0081
1171 1209 1226 1245 1262 1281 1298 1308 1318 1329 1337 1346 1354
0493 0785 0819 09G6 0968 1042 1074 1086 1459 1615 1620 1710 1742
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IO REM THIS PROGRAM CREATES A 280 SOURCE FILE FOR USE AS 
20 REM DATA IN THE MODULATION CONTROLLER BY A QUESTION AND 
30 REM ANSWER PROCESS.
40 PRINT* WAVEFORM MENU SPECIFYING PROGRAM *
50 PRINT* PLEASE ANSWER QUESTIONS *
60 INPUT" WHAT IS THE NAME OF YOU SOURCE FILE ?*,A*
70 CREATE A*
80 OPEN\l\A$
85 PRINTX1X* TITLE PULSE ADDITION MODULATION WAVEFORM MENU"
90 PRINT\1\* LIST NQCORD"
100 PRINTMV ORG 01000H"
110 PRINTMV}1 ! PRINTMV} SPEED AND VOLTAGE LIMITING VALUES*
120 PRINTMV}*
— f ...
130 PRINTMVSLIH: DEFB 0 }MAXIMUM SPEED*
140 PRINTMV DEFB 83 }MAXIBUM SPEED”
150 PRINTMVVLIM: DEFB 0 MINIMUM VOLTAGE*
155 INTEGER N
160 INPUT"HOW MANY WAVEFORMS IN THE MENU?",N
170 PRINTMV DEFB "} Rï" ; MAXIM Ui VOLTAGE"
180 PRINTX1X*}* ; PRINTMV!; INITIAL CONDITIONS OF KEY VARIABLES
190 PRINTMX*}“
200 PRINTMVMODER: DEFB 025H }MODE" '
210 PRINTMX" DEFB -18 }WNXT"
220 PRINTX1X" DEFB 0,0"
23ÛPRINÏX1V DEFW 1,0"
240 PRINTMX* DEFB "jKjV,099H }PVREF*
250 PRINTX1X" DEFW 0,0"
260 PRINTMX" DEFB 83,0998 jPSREF*
270 PRINTX1X" DEFW 20 ;STEP(CLOCK TICKS)*
280 PRINTMV;* s PRINTMV} TABLE OF VOLTAGE VALUES* ; PRINTMV}" 
290 INTEGER P(N) ; DIM V(N)}H(72)
380 PRINT" ENTER *}N}‘ PULSE HURBERS1 
310 FOR 1=1 TO N
32.8 PRINT* PULSE NO *}I}* ) * 5 INPUT P«>
330 NEXT I
340 REM CALCULATE HARMONIC VALUE ARRAY
350 LET Pi-3.14159 s LET A2=0.1 : LET A5=P1/144.0
360 FOR 1=1 TO 72
370 Ai=A2 : A2=A2+A0
380 H(I)=4,0/P1*(CQS(AI)-COS(A2))
390 NEXT I
406 REM WORK OUT VOLTAGE VALUES 
410 LET 8=0,1 




460 REM NORMALISE VOLTAGE VALUES AND WRITE TO FILE 
470 INTEGER D
480 PRINTMVWAL: DEFB 00H }VOLTAGE 0*
490 FOR 1=1 TO N 
500 V(I)=V(I)/V(N)*99.«
510 LET D=INT(V(I)+0,5)
520 PRINTMV DEFB *}D}*H }VOLTAGE *}I
530 NEXT I 
540 D=72-N
550 PRINTX1X" DF.FS *}D}" }SPARF. LOCATIONS*



















































PRINT\1\";" : PRINT\l\*j V/F CHARACTERISTIC TABLE" 
PRINT\l\y : PRIHTUVKTBL; DEFB 0 }STEP 0" 
PRINT" ENTER V/F CHARACTERISTIC DATA"
INPUT" INITIAL VOLTAGE 7. )" ,VI 
INPUT* 100Z VOLTAGE AT FREQUENCY (HZ) ?",F 
LET F1=V0 
LET R~(99.0-V0)/F 
FOR 1=1 TO 83 
LET 8=100.0 .
FIR J=1 TO N
LET E=(V(J)-F1)*(V(J)-F1)





PRINT\1\* DEFB "jDj" ;STEP ";I 
NEXT I
REH LOAD WAVEFORM PATTERNS
PRINT\l\y : PRINTVA"«INCLUDE WVGEN.Z80* : PRINT\l\"j" 
PRINTUV; TABLE OF REFERENCE WAVEFORMS* i PRINT\l\y 
LET J=-l 
FOR 1=1 TO N 













";Dj" jUNUSED DATA AREA"




FOR 1=1 TO 255
LET R=I/255*99,0 : LET Q=100.8 
FOR J=0 TO N
LET Vl=Q.O .
IF J>=1 THEN LET V1=V(J)
LET E=(V1-R)*(V1-R)













TITLE PULSE ADDITION MODULATION WAVEFORM MENU 1 
LIST NOCOND
ORG C1000H
! SPEED AND VOLTAGE LIMITING VALUES
SLIM; DEFB 0 ¿MAXIMUM SPEED
DEFB 83 ¿MAXIMUM SPEED
VLIM; DEFB 0 - ¿MINIMUM VOLTAGE
DEFB 40 ¿MAXIMUM VOLTAGE
• INITIAL CONDITIONS OF KEY VARIABLES







DEFW 20 \STEP(CLOCK TICKS)
’ TABLÉ OF VOLTAGE VALUES
VVAL: DEFB ÖÖH ¿VOLTAGE 0
DEFB 4H ¿VOLTAGE 1
DEFB 8H ¿VOLTAGE 2
DEFB 8H ¿VOLTAGE 3
DEFB 8H ¿VOLTAGE 4
DEFB 12H ¿VOLTAGE 5
DEFB 16H ¿VOLTAGE 6
DEFB 16H ¿VOLTAGE 7
DEFB 20H ¿VOLTAGE 8
DEFB 23H ¿VOLTAGE 9
DEFB 27H ¿VOLTAGE 10
DEFB 28H ¿VOLTAGE 11
DEFB 31H ¿VOLTAGE 12
DEFB 35H ¿VOLTAGE 13
DEFB 39H ¿VOLTAGE 14
DEFB 42H ¿VOLTAGE 15
DEFB 43H ¿VOLTAGE 16
DEFB 47H ; VOLTAGE 17
DEFB 51H ¿VOLTAGE 18
DEFB 51H ¿VOLTAGE 19
DEFB 54H ¿VOLTAGE 20
DEFB 59H ¿VOLTAGE 21
DEFB 6ÜH ¿VOLTAGE 22
DEFB 63H ¿VOLTAGE 23
DEFB 66H ¿VOLTAGE 24
DEFB 69H ¿VOLTAGE 25
DEFB 7CH ¿VOLTAGE 26
DEFB 71H ¿VOLTAGE 27
DEFB 75H ¿VOLTAGE 28
DEFB 77H ¿VOLTAGE 29
DEFB 79H ¿VOLTAGE 30
DEFB 83H ¿VOLTAGE 31
DF.FB m ; VOLTAGE 32
DEFB 88H ¿VOLTAGE 33























































































































DEFB 37 }STEP 58
DEFB 40 ¡STEP 51
DEFB 40 j STEP 52
DEFB 40 jSTEP 53
DEFB 40 ;STEP 54
DEFB 40 jSTEP 55
DEFB 40 jSTEP 56
DF.FB 40 jSTEP 57
DEFB 40 • j STEP 58
DEFB 40 jSTEP 59
DEFB 48 jSTEP 60
DEFB 40 ;STEP 61
DEFB 40 jSTEP 62
DEFB 40 jSTEP 63
DEFB 40 jSTEP 64
DEFB 40 ;STEP 65
DEFB 40 jSTEP 66
DEFB 40 jSTEP 67
DEFB 41 > STEP 68
DEFB 40 jSTEP 69
DEFB 40 jSTEP 70
DEFB 40 jSTEP 71
DEFB 40 jSTEP 72
DEFB 40 ¿STEP 73
DEFB 40 jSTEP 74
DEFB 48 ;STEP 75
DEFB 40 }STEP 76
DEFB 40 ¡STEP 77
DEFB 40 jSTEP 78
DEFB 40 jSTEP 79
DEFB 40 jSTEP 80
DEFI 40 jSTEP 81
DEFB 40 ¿STEP 82
DEFB 40 jSTEP 83
«INCLUDE WVGEN.Z80
} TABLE OF REFERENCrWAVEFORHS
PTMAC -1
HREF: PTTRN t iWAVEFQRH NO 0
PTTRN 68 }WAVEFORM NO 1
PTTRN 43 ¡IIAVEFORH'NO 2
PTTRN 2 ;WAVEFORM NO 3
PTTRN 1 ¡WAVEFQRH NO 4
PTTRN 65 }WAVEFORM NO 5
PTTRN 42 ¿«AVEFQRH NO 6
PTTRN 8 ŴAVEFORM NO 7
PTTRN 44 jWAVEFORM HO 8
PTTRN 33 •.WAVEFORM NO 9
PTTRN 69 }WAVEFORM NO 10
PTTRN 9 jWfWEFORM NO 11
PTTRN 39 ;WAVEFORM NO 12
PTTRN 46 WAVEFORM NO 13
' PTTRN 67 . ;WAVEFORM NO 14
PTTRN 38 ¡WAVEFORM NO 15
PTTRN 10 ¡WAVEFORM NO 16
PTTRN 66 ; WAVEFORM NO 17
PTTRN 41 jWAVEFORM NO 18
PTTRN 3 ¡WAVEFORM NO 19
B-62
PTTRN 45 jWftVEFORM NO 20
PTTRN 70 ;WAVEFORM NO 21
PTTRN 11 ¿WAVEFORM NO 22
PTTRN 36 ¿WAVEFORM NO 23
PTTRN 47 ¿WAVEFORM NO 24
PTTRN 37 ¿WAVEFORM NO 25
PTTRN 12 ¿WAVEFORM NO 26
PTTRN 4 ¿WAVEFORM NO 27
PTTRN 71 ¿WAVEFORM NO 28
PTTRN 16 ' ¿REFORM NO 29
PTTRN 34 ¿WAVEFCrfM NO 30
PTTRN 40 ¿WAVEFORM NO 31
PTTRN 48 ¿WAVEFORM NO 32
PTTRN 13 ¿WAVEFORM NO 33
PTTRN 35 ¿WAVEFORM NO 34
PTTRN 72 ŴAVEFORM NO 35
PTTRN 15 ¿WAVEFORM NO 36
PTTRN 5 ¿WAVEFORM NO 37
PTTRN 14 ¿WAVEFORM NO 38
. PTTRN 6 ¿WAVEFORM NO 39
PTTRN 7 ¿WAVEFORM NO 40
DEFS 576 ¿UNUSED DATA AREA
• ANALOGUE INPUT LINEARISING TABLE
VLIN: DEFB 0
DEFB 0 ¿ANALOGUE' STEP 1
DEFB 0 ¡ANALOGUE STEP 2
DEFB 0 ¿ANALOGUE STEP 3
DEFB 0 ¿ANALOGUE STEP 4
DEFB 0 ¿ANALOGUE STEP 5
DEFB 1 ¿ANALOGUE STEP 6
DEFB t ¿ANALOGUE STEP 7
DEFB 1 ¿ANALOGUE STEP 8
DEFB 1 ¿ANALOGUE STEP 9
DEFB 1 ¿ANALOGUE STEP 10
DEFB 1 ¿ANALOGUE STEP 11
DEFB 1 ¿ANALOGUE STEP 12
DEFB 1 ¿ANALOGUE STEP 13
DEFB 1 ¿ANALOGUE STEP 14
DEFB 1 ¿ANALOGUE STEP 15
DEFB 0w ¿ANALOGUE STEP 16
DEFB 0<_ ¿ANALOGUE STEP 17
DEFB 2 ¿ANALOGUE STEP 18
DEFB 2 ¿ANALOGUE STEP 19
DEFB 2 ¿ANALOGUE STEP 20
DEFB 4 ¿ANALOGUE STEP 21
DEFB 4 ¿ANALOGUE STEP 22
DEFB 4 ¿ANALOGUE STEP 23
DEFB 4 ¿ANALOGUE STEP 24
DEFB 4 ¿ANALOGUE STEP 25
DEFB 5 ¿ANALOGUE STEP 26
DEFB 5 ¿ANALOGUE STEP 27
DEFB 5 ¿ANALOGUE STEP 28
DEFB 5 ¿ANALOGUE STEP 29
DEFB 5 ¿ANALOGUE STEP 30
DEFB 5 ¿ANALOGUE STEP 31
DEFB 5 ¿ANALOGUE STEP 32
DEFB 5 ¿ANALOGUE STEP 33
DEFB 5 ¿ANALOGUE STEP 34
B-63
DEFB 5 {ANALOGUE STEP 35
DEFB 6 {ANALOGUE STEP 36
DEFB 6 {ANALOGUE STEP 37
DEFB 6 {ANALOGUE STEP 38
DEFB 6 {ANALOGUE STEP 39
DEFB 6 {ANALOGUE STEP 40
DEFB 6 {ANALOGUE STEP 41
DEFB 7 ANALOGUE STEP 42
DEFB 7 . {ANALOGUE STEP 43
DEFB 7 ;ANALOGUE STEP 44
DEFB *7/ {ANALOGUE STEP 45
DEFB 7 {ANALOGUE STEP 46
DEFB 8 {ANALOGUE STEP 47
DEFB 8 {ANALOGUE STEP 48
DEFB 8 {ANALOGUE STEP 49
DEFB 8 {ANALOGUE STEP 50
DEFB 8 {ANALOGUE STEP 51
DEFB 8 {ANALOGUE STEP 52
DEFB 8 {ANALOGUE STEP 53
DEFB 8 {ANALOGUE STEP 54
DEFB 9 {ANALOGUE STEP 55
DEFB 9 i ANALOGUE STEP 56
DEFB 9 {ANALOGUE STEP 57
DEFB 9 {ANALOGUE STEP 58
DEFB 9 {ANALOGUE STEP 59
DEFB 9 {ANALOGUE STEP 60
DEFB 9 {ANALOGUE STEP 61
DEFB 9 {ANALOGUE STEP 62
DEFB 9 {ANALOGUE STEP 63
DEFB 10 {ANALOGUE STEP 64
DEFB to {ANALOGUE STEP 65
DEFB 10 {ANALOGUE STEP 66
DEFB lfl {ANALOGUE STEP 67
DEFB 10 {ANALOGUE STEP 68
DEFB 10 {ANALOGUE STEP 69
DEFB 10 {ANALOGUE STEP 70
DEFB 11 {ANALOGUE STEP 71
DEFB 11 {ANALOGUE STEP 72
DEFB 11 {ANALOGUE STEP 73
DEFB 11 {ANALOGUE STEP 74
DEFB 11 {ANALOGUE STEP 75
DEFB 12 {ANALOGUE STEP 76
DEFB 12 {ANALOGUE STEP 77
DEFB 12 {ANALOGUE STEP 78
DEFB 12 {ANALOGUE STEP 79
DEFB 12 {ANALOGUE STEP 80
DEFB 12 {ANALOGUE STEP 81
DEFB 12 •ANALOGUE STEP 82
DEFB 12 {ANALOGUE STEP 83
DEFB 12 {ANALOGUE STEP 84
DEFB 13 {ANALOGUE STEP 85
DEFB 13 {ANALOGUE STEP B6
DEFB 13 {ANALOGUE STEP 87
DEFB 13 {ANALOGUE STEP 88
DEFB 13 {ANALOGUE STEP 89
DEFB 13 {ANALOGUE STEP 90
DEFB 13 {ANALOGUE STEP 91
DEFB 13 {ANALOGUE STEP 92
DEFB 13 {ANALOGUE STEP 93
DEFB 13 {ANALOGUE STEP 94
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DER 14 ¡ANALOGUE STEP 95
DER 14 •.ANALOGUE STEP 96
DEFB 14 ¡ANALOGUE STEP 97
DEFB 14 ¡ANALOGUE STEP 98
DEFB 14 ¡ANALOGUE STEP 99
DEFB 14 ¡ANALOGUE STEP 100
DEFB 14 ¡ANALOGUE STEP 101
DEFB 14 ¡ANALOGUE STEP 102
DEFB 14 ¡ANALOGUE STEP 103
DEFB 14 ' ¡ANALOGUE STEP 104
DEFB 15 ¡ANALOGUE STEP 105
DEFB 15 ¡ANALOGUE STEP 106
DEFB 15 ¡ANALOGUE STEP 107
DEFB 15 ¡ANALOGUE STEP 108
DEFB 15 ¡ANALOGUE STEP 109
DEFB 16 ¡ANALOGUE STEP 110
DEFB 16 ¡ANALOGUE STEP 111
DEFB 16 ¡ANALOGUE STEP 112
DEFB 16 } ANALOGIE STEP 113
DEFB 16 ¡ANALOGUE STEP 114
DEFB 16 ¡ANALOGUE STEP 115
DEFB 16 ¡ANALOGUE STEP 116
DEFB 17 ¡ANALOGUE STEP 117
DER 17 ¡ANALOGUE STEP 118
DEFB 17 ¡ANALOGUE STEP 119
DEFB 17 ¡ANALOGUE STEP 120
DEFB 17 ¡ANALOGUE STEP 121
DER 17 ¡ANALOGUE STEP 122
DEFB 17 ¡ANALOGUE STEP 123
DER 17 ¡ANALOGUE STEP 124
DEFB 17 ¡ANALOGUE STEP 125
DEFB 18 ¡ANALOGUE STEP 126
DEFB 18 ¡ANALOGUE STEP 127
DEFB 18 ¡ANALOGUE STEP 128
DEFB 18 ¡ANALOGUE STEP 129
DEFB 18 ¡ANALOGUE STEP 130
DEFB 19 ¡ANALOGUE STEP 131
DER 19 ¡ANALOGUE STEP 132
DEFB 19 ¡ANALOGUE STEP 133
DEFB 19 ¡ANALOGUE STEP 134
DEFB 19 ¡ANALOGUE STEP 135
DEFB 20 ¡ANALOGUE STEP 136
DEFB 20 ¡ANALOGUE STEP 137
DEFB 26 ¡ANALOGUE STEP 138
DEFB 20 ¡ANALOGUE STEP 139
DEFB 20 ¡ANALOGUE STEP 140
DEFB 20 ¡ANALOGUE STEP 141
DER 20 ¡ANALOGUE STEP 142
DEFB 20 ¡ANALOGUE STEP 143
DEFB 20 ¡ANALOGUE STEP 144
DEFB 20 ¡ANALOGUE STEP 145
DER 21 ¡ANALOGUE STEP 146
DEFB 21 ¡ANALOGUE STEP 147
DEFB 21 ¡ANALOGUE STEP 148
DEFB 21 ¡ANALOGUE STEP 149
DEFB 21 ¡ANALOGUE STEP 150
DEFB 21 ¡ANALOGUE STEP 151
DEFB 21 ¡ANALOGUE STEP 152
DEFB 22 ¡ANALOGUE STEP 153
DEFB 22 ¡ANALOGUE STEP 154
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DEFB 22 ; ANALOGUE STEP 155
DFFB 22 jANALOGUE STEP 156
DEFB 22 ;ANALOGUE STEP 157
DEFB 23 ¿ANALOGUE STEP 158
DF.FB 23 ; ANALOGUE STEP 159
DEFB 23 ; ANALOGUE STEP 160
DEFB 23 ; ANALOGUE STEP 161
DEFB 23 ¿ANALOGUE STEP 162
DEFB 23 . ¿ANALOGUE STEP 163
DEFB 23 ¿ANALOGUE STEP 164
DEFB 23 ¿ANALOGUE STEP 165
DF.FB 23 ¿ANALOGUE STEP 166
DEFB 24 ¿ANALOGUE STEP 167
DEFB 24 ¿ANALOGUE STEP 168
DEFB 24 ¿ANALOGUE STEP 169
DEFB 24 ¿ANALOGUE STEP 170
DEFB 24 ¿ANALOGUE STEP 171
DEFB 24 ¿ANALOGUE STEP 172
DEFB 24 ¿ANALOGUE STEP 173
DEFB 24 ¿ANALOGUE STEP 174
DEFB 25 ¿ANALOGUE STEP 175
DEFB 25 ¿ANALOGUE STEP 176
DEFB 25 ¿ANALOGUE STEP 177
DEFB 25 ¿ANALOGUE STEP 178
DEFB 25 ¿ANALOGUE STEP 179
DEFB 25 ¿ANALOGUE STEP 180
DEFB 26 ¿ANALOGUE STEP 181
DEFB 27 ¿ANALOGUE STEP 182
DEFB vtU/ ¿ANALOGUE STEP 183
DEFB 27 ;ANALOGUE STEP 184
DEFB 27 ¿ANALOGUE STEP 185
DEFB 27 ¿ANALOGUE STEP 186
DEFB 27 ¿ANALOGUE STEP 187
DEFB 28 ¿ANALOGUE STEP 188
DEFB 28 ¿ANALOGUE STEP 189
DEFB 28 ¿ANALOGUE STEP 190
DEFB 28 ¿ANALOGUE STEP 191
DEFB 28 •> ANALOGUE STEP 192
DEFB 28 ¿ANALOGIE STEP 193
DEFB 28 ¿ANALOGUE STEP 194
DEFB 28 ; ANALOGUE STEP 195
DEFB 29 ¿ANALOGUE STEP 196
DEFB 29 1 ANALOGUE STEP 197
DEFB 29 ¿ANALOGUE STEP 198
DEFB 29 ¿ANALOGUE STEP 199
DEFB 29 ¿ANALOGUE STEP 200
DEFB 30 ¿ANALOGIE STEP 201
DEFB 30 ¿ANALOGUE STEP 202
DEFB 30 ¿ANALOGUE STEP 203
DEFB 30 ¿ANALOGUE STEP 204
DEFB 30 ¿ANALOGUE STEP 205
DEFB 30 ¿ANALOGUE STEP 206
DEFB 30 ¿ANALOGUE STEP 207
DEFB 30 ¿ANALOGUE STEP 208
DEFB 31 ¿ANALOGUE STEP 209
DEFB 31 ¿ANALOGIE STEP 210
DEFB 31 ¿ANALOGUE STEP 211
DEFB 31 ¿ANALOGUE STEP 212
DF.FB 31 ¿ANALOGUE STEP 213
DEFB 31 ¿ANALOGUE STEP 214
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DEFB 31 jANALOGUE STEP 215
DEFB 31 ;ANALOGUE STEP 216
DEFB 31 jANALOGUE STEP 217
DEFB 32 ¡ANALOGUE STEP 218
DEFB 32 ; ANALOGUE STEP 219
DEFB 32 jAKALOGUE STEP 220
DEFB 32 ¡ANALOGUE STEP 221
DEFB 32 jANALOGUE STEP 222
DEFB 32 - jANALOGUE STEP 223
DEFB 32 jANALOGUE STEP 224
DEFB 33 jANALOGUE STEP 225
DEFB 33 ;ANALOGUE STEP 226
DEFB 33 jANALOGUE STEP 227
DEFB 33 jANALOGUE STEP 228
DEFB 33 jANALOGUE STEP 229
DEFB 34 jANALOGUE STEP 230
DEFB 34 jANALOGUE STEP 231
DEFB 34 jANALOGUE STEP 232
DEFB 34 jANALOGUE STEP 233
DEFB 34 jANALOGUE STEP 234
DEFB 34 ;ANALOGUE STEP 235
DEFB 34 ’»ANALOGUE STEP 236
DEFB 34 ’.ANALOGUE STEP 237
DEFB 34 jANALOGUE STEP 238
DEFB 35 jANALOGUE STEP 239
DEFB 35 jANALOGUE STEP 240
DEFB 35 ■»ANALOGUE STEP 241
DEFB 35 jANALOGUE STEP 242
DEFB 35 ’»ANALOGUE STEP 243
DEFB 35 jANALOGUE STEP 244
DEFB 35 jANALOGUE STEP 245
DEFB 35 jANALOGUE STEP 246
DEFB 36 j ANALOGUE STEP 247
DEFB 36 jANALOGUE STEP 248
DEFB 37 jANALOGUE STEP 249
DEFB 37 jANALOGUE STEP 250
DEFB 38 jANALOGUE STEP 251
DEFB 38 jANALOGUE STEP 252
DEFB 39 jANALOGUE STEP 253
DEFB 39 jANALOGUE STEP 254







PULSE ADDITION MODULATION WAVEFORM MENU 3
NOCOND
010Ö0H





DEFB 0 ;MAXIMUM SPEED
DEFB 83 . ; MAXIMUM SPEED
DEFB 0 {MINIMUM VOLTAGE
DEFB 40 {MAXIMUM VOLTAGE








DEFW 20 jSTEP(CLOCK TICKS)
OF VOLTAGE VALUES
DEFB 00K ; VOLTAGE 0
DEFB 4H {VOLTAGE 1
DEFB BH ; VOLTAGE 2
DEFB UH iVOLTAGE 3
DEFB 12H ; VOLTAGE 4
DEFB 15H {VOLTAGE 5
DEFB 20H }VOLTAGE 6
DEFB 20H {VOLTAGE 7
DEFB 21H {VOLTAGE 8
DEFB 24H ; VOLTAGE 9
DEFB 28H iVOLTAGE 10
DEFB 32H {VOLTAGE 11
DEFB “32H--- {VOLTAGE 12
DEFB 35H {VOLTAGE 13
DEFB 36H {VOLTAGE 14
DEFB 40H {VOLTAGE 15
DEFB 44H {VOLTAGE 16
DEFB 48H {VOLTAGE 17
DEFB 51H {VOLTAGE 18
DEFB 55H {VOLTAGE 19
DEFB 55H {VOLTAGE 20
DEFB 59H {VOLTAGE 21
DEFB 63H {VOLTAGE 22
DEFB 67H {VOLTAGE 23
DEFB 70H {VOLTAGE 24
DEFB 71H {VOLTAGE 25
DEFB 75H {VOLTAGE 26
DEFB 78H {VOLTAGE 27
DEFB 82H {VOLTAGE 28
DEFB 85H {VOLTAGE 29
DEFB 86H {VOLTAGE 30
DEFB 87H {VOLTAGE 31
DEFB 90H {VOLTAGE 32
DEFB 93H {VOLTAGE 33
DEFB 94H {VOLTAGE 34
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DEFB 95H ¿VOLTAGE 35
DEFB 95H ¿VOLTAGE 36
DEFB 96H ¿VOLTAGE 37
DEFB 98H ¿VOLTAGE 38
DEFB 98H ;VOLTAGE 39
DEFB 99H }VOLTAGE 40
DEFS 32 ¿SPARE LOCATIONS
HARACTERISTIC TABLE
DEFB 6 ¿STEP 0
DEFB 3 ¿STEP 1
DEFB 4 ¿STEP 2
DEFB 4 ¡STEP 3
DEFB 5 ¿STEP 4
DEFB 5 ¿STEP 5
DEFB 6 ¿STEP 6
DEFB 8 ¡STEP 7
DEFB 9 ¿STEP 8
DEFB 9 ¿STEP 9
DEFB 10 ¿STEP 10
DEFB 10 jSTEP 11
DEFB 10 ¿STEP 12
DEFB 11 j STEP 13
DEFB 12 ¿STEP 14
DEFB 13 jSTEP 15
DEFB 14 ¿STEP 16
DEFB 15 jSTEP 17
DEFB 15 ¿STEP 18
DEFB 15 ¿STEP 19
DEFB 16 >STEP 20
DEFB 16 ¿STEP 21
DEFB 1? ¿STEP 22
DEFB 17 . ¿STEP 23
DEFB 18 ¿STEP 24
DEFB 18 ¿STEP 25
DEFB 19 jSTEP 26
DEFB 20 ¿STEP 27
DEFB 21 ¿STEP 28
DEFB 21 ¿STEP 29
DEFB 22 ¿STEP 30
DEFB 22 ¿STEP 31
DEFB 23 ¿STEP 32
DEFB 23 ¿STEP 33
DEFB 24 ¿STEP 34
DEFB 24 ¿STEP 35
DEFB 25 ¿STEP 36
DEFB 26 ¿STEP 37
DEFB 26 ¿STEP 38
DEFB 27 ¿STEP 39
DEFB 27 ¿STEP 40
DEFB 28 ¿STEP 41
DEFB 28 ¿STEP 42
DEFB 29 ¿STEP 43
DEFB 31 ¿STEP 44
DEFB 32 ¿STEP 45
DEFB 32 ¿STEP 46
DEFB 33 ¿STEP 47
DEFB 34 ¿STEP 48






























































































¡WAVEFORH HO 0 
¡WAVEFORM NO 1 
¡WAVEFORM NO 2 
¡WAVEFORM NO 3 
¡WAVEFORM HO 4 
¡WAVEFORM NO 5 
¡WAVEFORM NO 6 
¡WAVEFORM NO 7 
¡WAVEFORM NO 8 
¡WAVEFORM NO 9 
¡WAVEFORM NO 10 
¡WAVEFORM NO 11 
¡WAVEFORM NO 12 
¡WAVEFORM NO 13 
¡WAVEFORM NO 14 
¡WAVEFORM NO 15 
¡WAVEFORM NO 16 
¡WAVEFORM NO 17 
¡WAVEFORM NO 18 
¡WAVEFORM NO 19
B-70
PTTRN 8 ¡WAVEFORM NO 20
PTTRN 41 jUAVEFORM NO 21
PTTRN ¿5 ¡WAVEFORM NO 22
PTTRN 71 ¡WAVEFORM NO 23
PTTRN 36 ¡WAVEFORM NO 24
PTTRN 9 ¡WAVEFORM NO 25
PTTRN 45 ¡WAVEFORM NO 26
PTTRN 35 ¡WAVEFORM NO 27
PTTRN 72 ¡WAVEFORM NO 28
PTTRN 44 • ¡WAVEFORM NO 29
PTTRN 3 ¡WAVEFORM NO 30
PTTRN 14 ¡WAVEFORM NO 31
PTTRN 34 ¡WAVEFORM NO 32
PTTRN 43 ¡WAVEFORM NO 33
PTTRN 4 ¡WAVEFORM NO 34
PTTRN 15 ¡WAVEFORM NO 35
PTTRN 5 ¡WAVEFORM NO 36
PTTRN 13 ;WAVEFORM NO 37
PTTRN 16 ¡WAVEFORM NO 38
PTTRN 6 ¡WAVEFORM NO 39
PTTRN 7 ¡WAVEFORM NO 40
DEFS 576 ¡UNUSED DATA AREA
j ANALOGUE INPUT LINEARISING TABLE
VLINi DEFB 0
DEFB 0 ¡ANALOGUE STEP 1
DEFB C ¡ANALOGUE STEP 2
DEFB 0 ¡ANALOGUE STEP 3
DEFB e ¡ANALOGUE STEP 4
DEFB 6 ¡ANALOGUE STEP 5
DEFB 1 ¡ANALOGUE STEP 6
DEFB 1 * ¡ANALOGUE STEP 7
DEFB t ;ANALOGUE STEP 8
DEFB 1 ¡ANALOGUE STEP 9
DEFB 1 ¡ANALOGUE STEP 10
DEFB 1 •> ANALOGUE STEP 11
DEFB 1 jANALOGUE STEP 12
DEFB 1 ¡ANALOGUE STEP 13
DEFB 1 ¡ANALOGUE STEP 14
DEFB 1 ¡ANALOGUE STEP 15
DEFB 2 ;ANALOGUE STEP 16
DEFB 2 ¡ANALOGUE STEP 17
DEFB 2 ¡ANALOGUE STEP 18
DEFB 2 ¡ANALOGUE STEP 19
DEFB 2 ¡ANALOGUE STEP 20
DEFB 2 ¡ANALOGUE STEP 21
DEFB 2 jANALOGUE STEP 22
DEFB 2 ’»ANALOGUE STEP 23
DEFB 2 ¡ANALOGUE STEP 24
DEFB 3 ¡ANALOGUE STEP 25
DEFB 3 jANALOGUE STEP 26
DEFB 3 ¡ANALOGUE STEP 27
DEFB 3 ¡ANALOGUE STEP 28
. DEFB 3 ¡ANALOGUE STEP 29
DEFB 3 {ANALOGUE STEP 30
DEFB 4 jANALOGUE STEP 31
DEFB 4 ¡ANALOGUE STEP 32
DEFB 4 ¡ANALOGUE STEP 33
DEFB 4 ¡ANALOGUE STEP 34
B-71
DEFB 4 ¡ANALOGUE STEP 35
DEFB 5 ¡ANALOGUE STEP 36
DEFB 5 ¡ANALOGUE STEP 37
DEFB 5 ¡ANALOGUE STEP 38
DEFB 5 ;ANALOGUE STEP 39
DEFB 5 ¡ANALOGUE STEP 40
DEFB 5 ¡ANALOGUE STEP 41
DEFB 5 ¡ANALOGUE STEP 42
DEFB 5 . ¡ANALOGUE STEP 43
DEFB 5 ¡ANALOGUE STEP 44
DEFB 6 ¡ANALOGUE STEP 45
DEFB 6 ¡ANALOGUE STEP 46
DEFB 6 ¡ANALOGUE STEP 47
DEFB 6 ¡ANALOGUE STEP 48
DEFB 6 ¡ANALOGUE STEP 49
DEFB 6 •»ANALOGUE STEP 50
DEFB 7 ¡ANALOGUE STEP 51
DEFB 8 ¡ANALOGUE STEP 52
DEFB 8 ¡ANALOGUE STEP 53
DEFB 8 ¡ANALOGUE STEP 54
DEFB 8 ¡ANALOGIE STEP 55
DEFB 8 ¡ANALOGUE STEP 56
DEFB 8 ¡ANALOGUE STEP 57
DEFB 9 ¡ANALOGUE STEP 58
DEFB 9 ¡ANALOGUE STEP 59
DEFB 9 ¡ANALOGUE STEP 60
DEFB 9 ¡ANALOGUE STEP 61
DEFB 9 •»ANALOGUE STEP 62
DEFB 9 ¡ANALOGUE STEP 63
DEFB 9 ¡ANALOGUE STEP 64
DEFB 9 ¡ANALOGUE STEP 65
DEFB 9 ¡ANALOGUE STEP 66
DEFB 1Ü •»AKhLOGUE STEP 67
DEFB 10 - ¡ANALOGUE STEP 68
DEFB 10 ¡ANALOGUE STEP 69
DEFB 10 ¡ANALOGUE STEP 70
DEFB 10 ¡ANALOGUE STEP 71
DEFB 10 ¡ANALOGUE STEP 72
DEFB 10 ¡ANALOGUE STEP 73
DEFB 10 ¡ANALOGUE STEP 74
DEFB 10 ¡ANALOGUE STEP 75
DEFB 10 ¡ANALOGUE STEP 76
DEFB 10 ¡ANALOGUE STEP 77
DEFB 11 ¡ANALOGUE STEP 78
DEFB 11 ¡ANALOGUE STEP 79
DEFB 11 ¡ANALOGUE STEP 80
DEFB 11 •»ANALOGUE STEP 81
DEFB 11 ¡ANALOGUE STEP 82
DEFB 12 ¡ANALOGUE STEP 83
DEFB 12 ¡ANALOGUE STEP 84
DEFB 12 ¡ANALOGUE STEP 85
DEFB 12 ¡ANALOGUE STEP 86
DEFB 13 ¡ANALOGUE STEP 87
DEFB 13 ¡ANALOGUE STEP 88
DEFB 13 ¡ANALOGUE STEP 89
DEFB 13 ¡ANALOGUE STEP 90
DEFB 13 ¡ANALOGUE STEP 91
DEFB 14 ¡ANALOGUE STEP 92
DEFB 14 ¡ANALOGUE STEP 93
DEFB 14 ¡ANALOGUE STEP 94
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DEFB 14 jANALOGUE STEP 95
DEFB 14 jANALOGUE STEP 96
DEFB 14 jANALOGUE STEP 97
DEFB 14 jANALOGUE STEP 98
DEFB 15 jANALOGUE STEP 99
DEFB 15 jANALOGUE STEP 100
DEFB 15 jANALOGUE STEP 101
DEFB 15 jANALOGUE STEP 102
DEFB 15 jANALOGUE STEP 103
DEFB 15 jANALOGUE STEP 104
DEFB 15 jANALOGUE STEP 105
DEFB 15 jANALOGUE STEP 106
DEFB 15 jANALOGUE STEP 107
DEFB 15 jANALOGUE STEP 108
DEFB 1 6 jAHALOGUE STEP 109
DEFB 16 jANALOGUE STEP 110
DEFB 16 jANALOGUE STEP 111
DEFB 16 jANALOGUE STEP 112
DEFB 16 jANALOGUE STEP 113
DEFB 16 jANALOGUE STEP 114
DEFB 16 jANALOGUE STEP 115
DEFB 16 jANALOGUE STEP 116
DEFB 16 jANALOGUE STEP 117
DEFB 16 jANALOGUE STEP 118
DEFB 17 jANALOGUE STEP 119
DEFB 17 jANALOGUE STEP 120
DEFB 17 jANALOGUE STEP 121
DEFB 17 jANALOGUE STEP 122
DEFB 17 jANALOGUE STEP 123
DEFB 17 jANALOGUE STEP 124
DEFB 17 jANALOGUE STEP 125
DEFB 17 jANALOGUE STEP 126
DEFB 17 jANALOGUE STEP 127
DEFB 18 jANALOGUE STEP 128
DEFB 18 jANALOGUE STEP 129
DEFB 18 jANALOGUE STEP 130
DEFB 18 jANALOGUE STEP 131
DEFB 18 jANALOGUE STEP 132
DEFB 18 jANALOGUE STEP 133
DEFB 18 jANALOGUE STEP 134
DEFB 18 jANALOGUE STEP 135
DEFB 19 jANALOGUE STEP 136
DEFB 19 jANALOGUE STEP 137
DEFB 19 jANALOGUE STEP 138
DEFB 19 jANALOGUE STEP 139
DEFB 19 jANALOGUE STEP 140
DEFB 19 jANALOGUE STEP 141
DEFB 20 jANALOGUE STEP 142
DEFB 20 jANALOGUE STEP 143
DEFB 20 jANALOGUE STEP 144
DEFB 20 jANALOGUE STEP 145
DEFB 20 jANALOGUE STEP 146
DEFB 21 jANALOGUE STEP 147
DEFB 21 jANALOGUE STEP 148
DEFB 21 jANALOGUE STEP 149
DEFB 21 jANALOGUE STEP 150
DEFB 21 jANALOGUE STEP 151
DEFB 21 jANALOGUE STEP 152
DEFB 21 jANALOGUE STEP 153
DEFB 21 jANALOGUE STEP 154
B-73
DF.FB 21 ¡ANALOGUE STEP 155
DEFB 21 ¡ANALOGUE STEP 156
DEFI 22 ; ANALOGUE STEP 157
DEFB 22 ; ANALOGUE STEP 158
DEFB 22 jANALOGUE STEP 159
DEFB 22 ¡ANALOGUE STEP 160
DEFB 22 ; ANALOGUE STEP 161
DEFB 22 ¡ANALOGUE STEP 162
DEFB 22 ■ ¡ANALOGUE STEP 163
DEFB 22 ; ANALOGUE STEP 164
DEFB 22 ¡ANALOGUE STEP 165
DEFB 22 ; ANALOGUE STEP 166
DEFB 22 ¡ANALOGUE STEP 167
DEFB 23 ¡ANALOGUE STEP 168
DEFB 23 ¡ANALOGUE STEP 169
DEFB 23 ¡ANALOGUE STEP 170
DEFB 23 ¡ANALOGUE STEP 171
DEFB 23 ¡ANALOGUE STEP 172
DEFB 23 ; ANALOGUE STEP 173
DEFB 23 ¡ANALOGUE STEP 174
DEFB 23 ¡ANALOGUE STEP 175
DEFB 23 ¡ANALOGUE STEP 176
DEFB 24 ¡ANALOGUE STEP 177
DEFB 24 ¡ANALOGUE STEP 178
DEFB 24 ¡ANALOGUE STEP 179
DEFB 24 ¡ANALOGUE STEP 180
DEFB 24 ¡ANALOGUE STEP 181
DEFB 25 ¡ANALOGUE STEP 132
DEFB 25 ¡ANALOGUE STEP 183
DEFB 25 ¡ANALOGUE STEP 184
DEFB 25 ¡ANALOGUE STEP 185
DEFB 25 ¡ANALOGUE STEP 186
DF.FB 25 ¡ANALOGUE STEP 187
DEFB 26 ¡ANALOGUE STEP 188
DEFB 26 ¡ANALOGUE STEP 189
DEFB 26 ¡ANALOGUE STEP 190
DEFB 26 ¡ANALOGUE STEP 191
DEFB 26 ” ¡ANALOGUE STEP 192
DEFB 26 ¡ANALOGUE STEP 193
DEFB 26 ¡ANALOGUE STEP 194
DEFB 26 ¡ANALOGUE STEP 195
DEFB 27 ¡ANALOGUE STEP 196
DEFB 27 ¡ANALOGUE STEP 197
DEFB 27 ¡ANALOGUE STEP 198
DEFB 27 ¡ANALOGUE STEP 199
DEFB 27 ¡ANALOGUE STEP 200
DEFB 27 ¡ANALOGUE STEP HOI
DEFB 27 ¡ANALOGUE STEP 202
DEFB 27 ¡ANALOGUE STEP 203
DEFB 27 ¡ANALOGUE STEP 204
DEFB 27 ¡ANALOGUE STEP 205
DEFB 28 ¡ANALOGUE STEP 206
DEFB 28 ¡ANALOGUE STEP 207
DEFB 28 ¡ANALOGUE STEP 208
DEFB 28 ¡ANALOGUE STEP 209
DEFB 28 ¡ANALOGUE STEP 210
DEFB 28 ¡ANALOGUE STEP 211
DEFB 28 ¡ANALOGUE STEP 212
DEFB 28 ¡ANALOGUE STEP 213
DEFB 28 ¡ANALOGUE STEP 214
B-74
DEFB 28 ¡ANALOGIE STEP 215
DEFB 29 ¡ANALOGIE STEP 216
REFE
o~CVI ¡ANALOGIE STEP 217
DEFB 29 ¡ANALOGIE STEP 21B
DEFB 29 ¡ANALOGIE STEP 219
DEFB 29 ¡ANALOGIE STEP 220
DEFB 30 ¡ANALOGIE STEP 221
DEFB 30 ¡ANALOGIE STEP 222
DEFB 31 ¡ANALOGHE STEP 223
DEFB 31 ;ANALOGIE STEP 224
DEFB 31 ¡ANALOGHE STEP 225
DEFB 31 ¡ANALOGIE STEP 226
DEFB 31 ¡ANALOGIE STEP 227
DEFB 32 ; ANALOGIE STEP 228
DEFB 32 ¡ANALOGIE STEP 229
DEFB 32 ¡ANALOGIE STEP 230
DEFB 32 ¡ANALOGHE STEP 231
DEFB 32 ¡ANALOGHE STEP 232
DEFB 32 ¡ANALOGUE STEP 233
DEFB 32 ¡ANALOGHE STEP 234
DEFB 32 ¡ANALOGÌE STEP 235
DEFB 33 ¡ANALOGUE STEP 236
DEFB 33 ¡ANALOGUE STEP 237
DEFB 33 ¡ANALOGHE STEP 238
DEFB 33 ¡ANALOGHE STEP 239
DEFB 33 ¡ANALOGÌE STEP 240
DEFB 34 ¡ANALOGUE STEP 241
DEFB 34 ¡ANALOGÌE STEP 242
DEFB 35 ¡ANALOGHE STEP 243
DEFB 35 ¡ANALOGHE STEP 244
DEFB 36 ¡ANALOGHE STEP 245
DEFB 36 ¡ANALOGIE STEP 246
DEFB 37 ¡ANALOGHE STEP 247
DEFB 37 ¡ANALOGHE STF.P 248
DEFB 37 ¡ANALOGUE STEP 249
DEFB 37 ¡ANALOGHE STEP 250
DEFB 38 ¡ANALOGUE STEP 251
DEFB 38 ¡ANALOGHE STEP 252
DEFB 39 ¡ANALOGHE STEP 253
DEFB 39 ¡ANALOGUE STEP 254








\ SPEED AND VOLTAGE LIMITING VALUES
t>
SUM: DEFB D ¿MAXIMUM SPEED
DEFB 83 ¿MAXIMUM SPEED
VLIN‘ DEFB 0 ¿MINIMUM VOLTAGE
DEFB 40 ¿MAXIMUM VOLTAGE
• INITIAL CONDITIONS OF KEY VARIABLES







DEFW 20 ¿STEP (CLOCK TICKS)
• TABLE OF VOLTAGE VALUES
V VAL : DEFB 0QH ¿VOLTAGE 0
DEFB 4H ¿VOLTAGE 1
DEFB 8H ¿VOLTAGE 2
DEFB 11H ¿VOLTAGE 3
DEFB Î2H ¿VOLTAGE 4
DEFB 15H •>VOLTAGE 5
DEFB 2 OH ¿VOLTAGE 6
DEFB 23H ¿VOLTAGE 7
DEFB 23H ¿VOLTAGE 8
DEFB 27H ;VOLTAGE 9
DEFB 31H ¿VOLTAGE 10
DEFB 32H ¿VOLTAGE 11
DEFB 32H ¿VOLTAGE 12
DEFB 35H ¿VOLTAGE 13
DEFB 39H ¿VOLTAGE 14
DEFB 42H ¿VOLTAGE 15
DEFB 47H ¿VOLTAGE 16
DEFB 50H ¿VOLTAGE 17
DEFB 51H ¿VOLTAGE 18
DEFB 54H ¿VOLTAGE 19
DEFB 59H ¿VOLTAGE 20
DEFB 62H ¿VOLTAGE 21
DEFB 65H ¿VOLTAGE 22
DEFB 69H ¿VOLTAGE 23
DF.FB 70H ¿VOLTAGE 24
DEFB 75H ¿VOLTAGE 25
DEFB 78H ¿VOLTAGE 26
DEFB 81H ¿VOLTAGE 27
DEFB 82H ¿VOLTAGE 28
DEFB 85H ¿VOLTAGE 29
DEFB 86H ¿VOLTAGE 30
DEFB 87H ¿VOLTAGE 31
DEFB 90H ¿VOLTAGE 32
DEFB 93H ¿VOLTAGE 33
DEFB 94H ¿VOLTAGE 34
B-7 6
K ïB L;
DEfB 95H ¿VOLTAGE 35
DEFB 96H ¿VOLTAGE 36
DEFB 97H ¿VOLTAGE 37
DEFB 97H ¿VOLTAGE 38
DEFB 98H ¿VOLTAGE 39
DEFB 99H ¿VOLTAGE 40
DEFS 32 ¿SPARE LOCATIONS
HARACTERISTIC TABLE
DEFB ü ¿STEP ü
DEFB 3 ¿STEP 1
DEFB 4 ¿STEP 2
DEfB 4 ¿STEP 3
DEFB b ¿STEP 4
DEFB ü ¿STEP 5
DEFB 6 ¿STEP 6
DEFB 6 ¿STEP 7
DEFB 7 ¿STEP a
DEFB 8 ¿STEP 9
DEFB 9 ¿STEP 10
DEFB 9 ¿STEP 11
DEFB ' 10 ¿STEP 12
DEFB 11 ¿STEP 13
DEFB 12 ¿STEP 14
DEFB 13 ¿STEP lb
DEFB 13 ¿STEP 16
DEfB 14 ¿STEP 17
DEFB 14 ¿STEP 18
DEFB 15 ¿STEP 19
DEFB 15 ¿STEP 20
DEFB 16 ¿STEP 21
DEFB 16 ¿STEP 22
DEFB 17 ¿STEP 23
DEFB 16 ¿STEP 24
DEFB 19 ¿STEP 25
DEFB 19 ¿STEP 26
DEFB 19 ¿STEP 27
DEFB 20 ¿STEP 2B
DEFB 20 ¿STEP 29
DEFB 21 ¿STEP 30
DEFB 21 ¿STEP 31
DEFB 00UL. ¿STEP 3?.
DEFB 22 ¿STEP 33
DEFB 23 ¿STEP 34
DEFB 24 ¿STEP 35
DEFB 24 ¿STEP 36
DEFB 25 ¿STEP 37
DEFB 25 ¿STEP 38
DEFB 26 ¿STEP 39
DEFB 26 ¿STEP 40
DEFB 27 ¿STEP 41
DEFB 28 ¿STEP 42
DEFB 29 ¿STEP 43
DEFB 30 ¿STEP 44
DEFB 31 ¿STEP 45
DEFB 32 ¿STEP 46
DEfB 33 ¿STEP 47
DEFB 33 ¿STEP 48
































































































;WAVEFI3RH HO 0 
¡WAVEFORM NO 1 
¡WAVEFORM NO 2 
¡WAVEFORM NO 3 
¡WAVEFORM HO 4 
¡WAVEFORM NO 5 
} WAVEFORM NO 6 
¡WAVEFORM NO 7 
¡WAVEFORM NO 8 
¡WAVEFORM Nil 9 
¡WAVEFORM NO 111 
¡WAVEFORM Nil 11 
¡WAV'EFQRH NO 12. 
¡WAVEFORM NO 13 
¡WAVEFORM Nil 14 
¡WAVEFORM NO 15 
¡WAVEFORM NO 16 
¡WAVEFORM NO 17 
¡WAVEFORM NQ 18 
¡WAVEFORM NO IV
B- 78
PTTRN 71 ¡WAVEFORM NO 20
PTTRN 36 ; WAVEFORM NO 21
PTTRN 43 ¡WAVEFORM NO 22
PTTRN 65 ; WAVEFORM NO 23
PTTRN 12 ; WAVEFORM NO 24
PTTRN 72 ; WAVEFORM NO 25
PTTRN 35 ¡WAVEFORM NO 26
PTTRN 46 ¡WAVEFORM NO 27
PTTRN 3 ; WAVEFORM NO 28
PTTRN 41 jWAVEFORM NO 29
PTTRN 16 ¡WAVEFORM NO 311
PTTRN 8 ¡RAVEFORH NO 31
, PTTRN 34 ;WAVEFORM NO 32
PTTRN 42 ; WAVEFORM NO 33
PTTRN 7 ; WAVEFORM NO 34
PTTRN 14 ;WAVEFORM NO 35
PTTRN 4 ¡WAVEFORM NO 36
PTTRN 13 ;WAVEFORM NO 37
PTTRN 5 ;WAVEFORM NO 38
PTTRN 15 ; WAVE-FORM NO 39
PTTRN 6 ; WAVEFORM NO 41)
DTPS 576 ¡UNUSED DATA AREA
>
\ analogue input linearising table
VLIN; DEFB 0
DEFB 0 ¡ANALOGUE STEP t
DEFB 0 ; ANALOGUE STEP 2
DEFB 0 ; ANALOGUE S1EP 3
DEFB l) ;ANALOGUE STEP 4
DEFB l ; ANALOGUE STEP 5
DEFB 1 j ANALOGUE SUP 6
DEFB 1 ; ANALOGUE STEP 7
DEEB 1 ¡ANALOGUE STEP B
DEFB 1 ¡ANALOGUE S1EP 9
DEFB 1 ; ANALOGUE. STEP 10
DEFB 1 ;ANALOGUE STEP 11
DEFB 1 ; ANALOGUE STEP 12
DEFB 1 ;ANALOGUE STEP 13
DEFB 1 ; ANALOGUE STEP 14
DEFB 1 jANALOGUE STEP 15
DEFB 2 ¡ANALOGUE STEP 16
DEFB 2 ¡ANALOGUE STEP 17
DEFB 2 ;ANALOGUE STEP 18
DEFB 2 ¡ANALOGUE STEP 19
DEFB 0i_ ¡ANALOGUE STEP 20
DF.FB 2 ¡ANALOGUE STEP 21
DEFB 2 ¡ANALOGUE STEP 22
DEFB O i~ ¡ANALOGUE STEP 23
DEFB 0L, ¡ANALOGUE STEP 24
DEFB 3 ¡ANALOGUE STEP 25
DEFB 3 ¡ANALOGUE STEP 26
DEFB 3 ¡analogue: step ?;/
DEFB 3 ¡ANALOGUE STEP 28
DEFB 3 ¡ANALOGUE STEP 2.9
DEFB 3 ¡ANALOGUE STEP 3(1
DEFB 4 ¡ANALOGUE STEP 31
DEFB 4 ¡ANALOGUE STEP 32
DEFB 4 ¡ANALOGUE STEP 33
DEFB 4 ¡ANALOGLU: SiLP 31
B - 79
DEFI 4 ¡ANALOGUE SIEE 33
DEFB 5 jANALOGUE SÏEP 36
DEFB 5 )ANALOGUE S t EF 37
DEFB 5 ¡ANALOGUE STI P 38
DEFB 5 ¡AHALÛGUE SÏEP 39
DEFB 5 ¡ANALOGUE SÏEP 10
DEFB tr ¡ANALOGUE. SÏEP Al
DEFB 5 ¡ANALOGUE SÏEP 42
DEFB ICü ¡ANALOGUE STEP 43
DEFB 5 ¡ANALOGUE SÏEP 44
DEFB 6 ¡ANALOGUE SÏEP 45
DEFB 6 ¡ANALOGUE: S'il P 46
DEFB 6 ¡ANALOGUE STEP 47
DEFB 6 ¡ANALOGUE SÏEP 40
DEFB 6 ¡ANALOGUE STEP 4V
DEFB 6 ; ANALOGUE SÏEP 50
DEFB 6 ¡ANALOGUE SÏEP 51
DEFB 6 ¡ANALOGUE STEP 52
DEFB 6 ¡ANALOGUE STEP 53
DEFB 6 ¡ANALOGUE SÏEP 54
DEFB 6 ¡ANALOGUE SÏEP 55
DEFB 7 ¡ANALOGUE STEP 56
DEFB 7 ¡ANALOGUE SÏEP 57
DEFB 7 ¡ANALOGUE SÏEP 58
DEFB 7 ¡ANALOGUE SÏEP 59
DEFB a ¡ANALOGUE SÏEP 60
DEFB 8 ¡ANALOGUE SÏEP 61
DEFB 0 ¡ANALOGUE STEP 62
DEFB a ¡ANALOGUE SÏEP 63
DEFB 8 ¡ANALOGUE SÏEP 64
DEFB 8 ¡ANALOGUE S'IEP 65
DEFB 9 ¡ANALOGUE SÏEP 66
DEFB 9 ¡ANALOGUE SÏEP 67
DEFB 9 ¡ANALOGUE SÏEP 68
DEFB 9 ¡ANALOGUE SÏEP 69
DEFB 9 ; ANALOGUE SI ! P 70
DEFB 9 ¡ANALOGUE SIFP 71
DEFB 9 ¡analogue SÏEP 72
DEFB 9 ¡ANALOGUE SÏEP 73
DEFB. 9 ¡ANALOGUE SÏEP 74
DEFB ti) ¡ANALOGUE SÏEP 75
DEFB U ¡ANALOGUE SÏEP 76
DEFB 10 j ¡INiii. OGUl. SÏEP 77
DEFB 10 ; ANALOGUE SI LP 70
DEFB 10 ¡ANALOGUE SÏEP 79
DEFB 10 ¡ANALOGUE SÏEP Bit
DEFB 11 jANALOGUE SÏEP 01
DF.FB 12 ¡ANALOGUE SÏEP 02
DEFB 12 ¡ANALOGUE SIEP H 2
DEFB 12 ¡ANALOGUE STEP 04
DEFB 12 ¡ANALOGUE SÏEP 05
DEFB 13 ¡ANALOGUE SOL 06
DEFB 13 ¡ANALOGUE SI F P 07
DEFB 13 ¡ANALOGUE SÏEP 08
DEFB 13 ¡ANALOGUE STEP 09
DEFB 13 ¡ANALOGUE SÏEP 90
DEFB 13 ¡ANALOGUE STEP 91
DEFB 13 ¡ANALOGUE STEP 92
DF-FB 13 ¡ANALOGUE SÏEP 93
DEFB 13 ¡ANALOGUE SÏEP 94
B- 8 0
DEFB 14 ¡ANALOGUE. STEP 95
DBFS 14 ¡ANALOGUE STEP 96
DEFB 14 ¡ANALOGUE STEP 97
DEFB 14 ¡ANALOGUE STEP 98
DEFB 14 ¡ANALOGUE STEP 99
DEFB 14 j ANALOGUE STEP 100
DEFB 14 ¡ANALOGUE STEP 1Ü1
DEFB 14 ¡ANALOGUE STEP 1112
DEFB 14 ¡ANALOGUE STEP 103
DEFB 14 ¡ANALOGUE STEP 1(14
DEFB 15 ¡ANALOGUE STEP 1(15
DEFB 15 ¡ANALOGUE STEP 1(16
DEFB 15 ¡ANALOGUE STEP 107
DEFB 15 ¡ANALOGUE STEP 108
DEFB 15 ¡ANALOGUE STEP 109
DEFB 15 ¡ANALOGUE STEP no
DEFB 15 ¡ANALOGUE STEP 111
DEFB 15 ¡ANALOGUE STEP 112
DEFB 15 ¡ANALOGUE STEP 113
DEFB 15 ¡ANALOGUE STEP 114
DEFB 16 ¡ANALOGUE STEP 115
DEFB 16 ¡ANALOGUE STEP 116
DEFB 16 ¡ANALOGUE STEP 117
DEFB 16 ¡ANALOGUE STEP 118
DEFB 16 ¡ANALOGUE STEP 119
DEFB 16 ¡ANALOGUE STEP 120
DEFB 16 ¡ANALOGUE STEP 121
DEFB 16 ¡ANALOGUE STEP 12?.
DFFB 16 ¡ANALOGUE STEP 123
DEFB 16 ¡ANALOGUE STEP 124
DEFB 17 ¡ANALOGUE STEP 125
DEFB 17 ¡ANALOGUE STEP 12.6
DFFB 17 ¡ANALOGUE STEP 127
DEFB 17 ¡ANALOGUE STEP 128
DEFB 17 ¡ANALOGUE STEP 129
DEFB 1B ¡ANALOGUE STEP 130
DEFB 18 ¡ANALOGUE STEP 131
DEFB 18 ¡ANALOGUE STEP 132
DFFB 18 ¡ANALOGUE S í Í: P 133
DEFB 18 ¡ANALOGUE SitP 134
DEFB 18 ¡ANALOGUE S i EP 135
DÜ B 19 ¡ANALOGUE STEP 136
DFFB 19 ¡ANALOGUE STEP 137
DEFB 19 ¡ANALOGUE STEP 138
DEFB 19 ¡ANALOGUE STEP 139
DEFB 19 ¡ANALOGUE S'ffcV 140
DEFB 19 ¡ANALOGUE STEP 141
DEFB 19 ¡ANALOGUE STEP 142
DEFB 19 ¡ANALOGUE STEP 143
DEFB 19 ¡ANALOGUE STEP 144
DEFB 19 ¡ANALOGUE STEP 145
DFFB 20 ¡ANALOGUE STEP 146
DEFB 20 ¡ANALOGUE STEP 147
DEFB 20 ¡ANALOGUE SlEP 148
DEFB 20 ¡ANALOGUE STEP 149
DFFB 20 ¡ANAL OGLIt STEP 150
DEFB 20 ¡ANALOGUE SlEP 151
DEFB 20 ¡ANALOGUE SlEP 152
DEFB 20 ¡ANALOGUE STEP 153
DFFB 20 ¡ ANALOGUE STEP 154
ß-81
DEFB 21 ¿ANALOGUE STEP 155
DEFB 21 ;ANALOGUE STEP 15b
Di FB 21 jANALOGUE STEP 157
DEFB 21 ; ANALOGUE SlEP 15H
DEFB 21 ; ANALOGUE SlEP 15V
DEFB 21 ;ANALOGUE STEP 160
DEFB 21 jANALOGUE STEP 161
DEFB 21 ; ANALOGUE STEP 162
DEFB 2.1 ;ANALOGUE STEP 163
DEFB OOll ;ANALOGUE site 164
DEFI 00UL ;ANALOGUE STEP 165
DEFB 22 ;ANALOGUE STEP 166
DEFB 22 ; ANALOGUE STEP 167
DEFB 00i-L. ;ANALOGUE STEP lbB
DEFB 22 ; ANALOGUE STEP 169
DEFB 22 ¿ANALOGUE STEP 170
DEFB 00i-U ;ANALOGUE STEP 171
DEFB ooLL ;ANALOGUE STEP 172
DEFB 22 jANALOGUE STEP 173
DEFB 23 ;ANALOGUE SIFP 174
DFFB 23 ¿ANALOGUE SitP 175
DEFB 23 ; ANALOGUE STEP 176
DEFB 23 ;ANALOGUE STEP 177
DEFB 23 }ANALOGUE STEP 17B
DEFB 23 jANALOGUE STEP 179
DEFB 23 jANALOGUE STEP 180
DEFB 24 jANALOGUE STEP IBI
DFFB 24 jANALOGUE STEP 1B2
DFFB 24 ;ANALOGUE STEP 183
DEFB 24 •ANALOGUE Slt'P 184
DEFB 24 ; ANALOGUE SlEP 185
DEFB 24 jANALOGUE STEP 186
DEFB 24 ;ANALOGUE STEP 187
DFFB 25 ;ANALOGUE STEP 188
DEFB OCLJ ;ANALOGUE STEP 189
DFFB 25 ;ANALOGUE STEP 190
DEFB 25 5 ANALOGUE SlEP IVI
DEFB 25 janalogue 8; le 1V2
DErB 25 ¿AkALOGUi: SÙP 193
DEb 6 25 ; ANALOGUE STEP 1V4
DEFB 25 ; AiALOQiE STEP 1V5
DEFB rjCi-J jANALOGUE STEP 196
DEFB 2b j ANALOGUE. STEP 197
DEFB 26 ;ANALOGUE STtP ¿98
DEFB 2 b ;ANALOGUE STEP m
DEFB 2b ANALOGUE STEP 206
DEFB 2b jANALOGUE STEP 261
DEFB 2b ;ANALOGUE STEP 262
DtfB 2 fa ; ANALOGUE STEP 203
DEFB 2b jANALOGUE STEP 264
DEFB 21 ;ANALOGUE STEP 205
DEFB 21 ;ANALOGUE STtP 206
DEFB 00L.I ; ANALOGUE STtP 207
DEFB 21 ; ANALOGUE STEP 268
DEFB 21 ¿ANALOGUE STEP uov
DFFB 28 ¿ANALOGHI: SUP 210
DEFB 28 ¿ANALOGUE STtP 211
DEFB 28 ¿ANALOGUt STEP 212
DEFB 28 ¿ANALOGUE STEP 213
DtfB 28 ¿ANALOGUE Si i P 214
B-82
DEFB 29 ¡ANALOGUE STEP 215
DE F B 29 ¡ANALOGUE SI EP 216
DEFI 29 ¡ANALOGUE STEP 21?
DFfB 29 ¡ANALOGUE SI EP 21Ö
DFfB 29 ¡ANALOGUE STEP 219
DFFB 29 ¡ANALOGUE STEP 220
DFFB 30 ¡ANALOGUE STEP 221
DFFB 30 ¡ANALOGUE STEP 222
DEF B 30 ¡ANALOGUE STEP 2?3
DEF B 31 ¡ANALOGUE STEP O'JALl,.*l
DFFB 31 ¡ANALOGUE STEP 225
DtFB 31 ¡ANALOGUE STEP 226
DEF B 31 ¡ANALOGUE STEP 227
DFFB 31 ; ANALOGIC SIEE 22 U
DtFB 32 ¡ANALOGUE SicP 229
DFFB 32 ¡ANALOGUE STEP 230
DFFB 32 ¡ANALOGUE STEP 231
DEFB 32 ¡ANALOGUE STEP 232
DEF B 32 ¡ANALOGUE STEP 233
DEFB 32 ¡ANALOGUE site 234
DEFB 32 ¡ANALOGUE STEP 235
DFFB 32 ¡ANALOGIE STEP 2.36
DFFB 33 ¡ANALOGUE STEP 237
DEFB 33 ¡ANALOGUE SIEP 238
DEFB 33 ¡ANALOGUE STEP 239
DEFB 33 ¡ANALOGUE STEP 240
DEFB 33 ¡ANALOGUE STEP 241
DFFB 34 ¡ANALOGUE STEP 242
DFFB 34 ¡ANALOGUE STEP 243
DEFB 35 ¡ANALOGUE STEP 244
DtFB 35 ¡ANALOGUE STEP 245
DFFB 36 ¡ANALOGUE STEP 246
DFFB 3b ¡ANALOGUE STEP 24V
DFFB 37 ¡ANALOGUE STEP 248
DFFB 37 ¡ANALOGUE STEP 249
DFFB 38 5 ANALOGUE STEP 250
DFIB 38 ¡ANALOGUE STEP 251
DtFB 39 ¡ANALOGUE STEP 252
DFFB 39 ¡ANALOGUE STEP 253
DEFB 39 ¡ANALOGUE. S1EP 254





j SOUKCE CÜDE USED TO GEiuRATt UAUljOKH Bif PATTERNS 
; FOR PULSE ADDITION HuDULAlïÛN - 2b8 HiTS/CYCLE
LUÜ: EQU ÜÛÙÛH
LDI ; EQU Ö08ÜH
LD2: EQU ÜÜ4ÜH
LD 5 : EQU Ü82UH
LU4: m 0 01 UH
LDS: EQU sut) b H
LJ>6: EQU ÜÛQ4H
LD7: EQU ÔÛÛ2H
LD8: EQU 0 Ut) 1H
LD9: EQU built) H
LDt Q : EQÜ 4 DÛ (.¡ri
LDI 1 : EQU 26ÛÜH
LD12: EQU ÎÛÙOH
LDI 3 : EQU Ü8ÖÜH
LDI 4: EQLT Ö400H
LOIS : EQU ù2üüH
LDU: F.QU 010UH
RûO: EQU il ti til H
RDI : EQU Ö1ÖÜH
RD2; EQU 02Q0H




RD7: EQU 400 OH
R D 8 : EQU ÔOOOB
RD9; EQU UUÛ1H
RDI 11; EQU ÜÛÛ2H
R D l t : EQU (I0Û4H
RDI 2; EQU 0ÛÛ6H
RDI 3: EQU 001 (ÏH
RDI 4: EQU 002QH
RDI 5; EQU 004ÜH
RD16; EQU 008ÖH
>
RD 17 : EQU RDI
RD 18: EQU RD2
RD 19 : EQU RD3
RD2I; EQU Rï)4





RD26: EQU RDI û
RD27: EQU RDI 1
RD28: EQU RDI 2
RD29: EQU RD13
RB30 : EQU RDI 4
RD31: EQU RD15
RD32: EQU RDI 6
RD33: EQU RDI







RD48 : ERU RDÖ
RD41 : EQU RD9
RD42 i EU RDI 0
RD43: EQU kim
RD44i EQU RDI 2
RD45; EQU RD13
RD46: EQU RDI 4
Rl)47i EQU RD15
,RD48í EQU RD16
RD49 : EQU RDI
RD5I; EQU R 02
R)>j1 : EQU R 03
RD52; E|i RD4
RD53: EQU RD5
RD54: EQU R 06
RD55; EQU R 07




RD6Q : EQU RDI 2
RD61 ; EQU RD13
m2', EQU RDI 4
RD63: EQU RD15
RD64¡ EQU RDI 6
RD65: EQU RDI
RD66¡ EQU R02













LD24 : EQU L08
LD25; ÍQU LD 9
LD26; EQU LD1Q
LD27: EQU ED11
LD28: EQU LDI 2
LD29: EQU L D 1 3
LD3Û; EQU LDI 4
LD31: EQU LD15
L D 3 2 ; EQU LDI 6
LD33¡ EQU LDI
LO 34; EQU Ll)2
LD35: EQU LD3
L03¿: EQU LI)4












LD 48: EQU LD16
LD49; EQU ID l
I.D56 : EQU LD2
LD51: EQU LD3





















} MACRO TO GENERATE THE APPROPRIATE MACRO TO CREATE 
} MAUEFORH PATTERNS, DEPENDING ON WHICH INITIAL ' 





RBYT2 DEFI R DÛ
RBYT3 DEFL RDÛ
PTHAC: MACRO ♦FLAG
IF ♦FLAG EQ 1
PTTRN. MACRO *NQ
IF 4NO t.F. 3?




IF ♦NO GF 4V

















IF ♦FLAG EQ •
PTTRH : HACRÛ ♦HO
IF ♦HQ LE 16
LBYTl; DEFI (LBYTl OR
RBYT1; DEFI. (RBYÌ1 OR
ENDIF
IF ♦NO GE 33
IF ♦NO LE 48
L.BYT2: DEFL ÜBYÏ2 OR
RBUÜ; DEFL (RDYT2 OR
ENDIF
ENDIF
IF ♦NO GE 65
LBYT3: DEFI. (LBYT3 OR






DEFU • (LBYT3 OR
DE FU OF FF F H
DE FU RBY12
DEFU OFF F FH











R D 4 N 0 )
L Ö S M 0 )  
R 1)4 NO)
RBYÍ3)
APPENDIX C - Circuit Diagrams of the Digital Modulation
Controller.
c . l Microprocessor Circuit C - 2
C . 2 Inverter Interface Circuit C-4
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